View DSP56311D_281787.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Technical Data
DSP56311/D Rev. 4, 10/2002 24-Bit Digital Signal Processor
3
16
6
6 Memory Expansion Area Program RAM 32 K x 24 bits or 31 K x 24 bits and Instruction Cache 1024 x 24 bits PM_EB
SCI
Triple Timer
HI08
ESSI
EFCOP
X Data RAM 48 K x 24 bits
Y Data RAM 48 K x 24 bits
The DSP56311 is intended for applications requiring a large amount of on-chip memory, such as networking and wireless infrastructure applications. The EFCOP can accelerate general filtering applications, such as echo-cancellation applications, correlation, and general-purpose convolution-based algorithms.
PIO_EB
XM_EB
Address Generation Unit Six Channel DMA Unit Bootstrap ROM
YAB XAB PAB DAB
YM_EB
Peripheral Expansion Area
External Address Bus Switch External Bus Interface and I - Cache Control External Data Bus Switch Power Management JTAG OnCETM
18 Address
24-Bit DSP56300 Core
DDB YDB XDB PDB GDB
13 Control
Internal Data Bus Switch
24 Data
Clock PLL Generator
EXTAL XTAL RESET PINIT/NMI
Program Interrupt Controller
Program Decode Controller MODA/IRQA MODB/IRQB MODC/IRQC MODD/IRQD
Program Address Generator
Data ALU 24 x 24 + 56 56-bit MAC Two 56-bit Accumulators 56-bit Barrel Shifter
5
DE PCAP
Figure 1. DSP56311 Block Diagram The Motorola DSP56311, a member of the DSP56300 Digital Signal Processor (DSP) family, supports network applications with general filtering operations. The Enhanced Filter Coprocessor (EFCOP) executes filter algorithms in parallel with core operations enhancing signal quality with no impact on channel throughput or total channels supported. The result is increased overall performance. Like the other DSP56300 family members, the DSP56311 uses a high-performance, single-clock-cycle-perinstruction engine (DSP56000 code-compatible), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access (DMA) controller (see Figure 1). The DSP56311 performs at 150 million instructions per second (MIPS), attaining 270 MIPS when the EFCOP is in use. It operates with an internal 150 MHz clock with a 1.8 volt core and independent 3.3 volt input/output (I/O) power.
Table of Contents
DSP56311 Features ............................................................................................................................................ iii Target Applications ..............................................................................................................................................v Product Documentation........................................................................................................................................v
Chapter 1
Signal/ Connection Descriptions
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12 1.13 Signal Groupings.............................................................................................................................................. 1-1 Power................................................................................................................................................................ 1-3 Ground.............................................................................................................................................................. 1-3 Clock ................................................................................................................................................................ 1-4 PLL................................................................................................................................................................... 1-4 External Memory Expansion Port (Port A)...................................................................................................... 1-5 Interrupt and Mode Control ............................................................................................................................. 1-9 Host Interface (HI08) ..................................................................................................................................... 1-10 Enhanced Synchronous Serial Interface 0 (ESSI0)........................................................................................ 1-14 Enhanced Synchronous Serial Interface 1 (ESSI1)........................................................................................ 1-15 Serial Communication Interface (SCI)........................................................................................................... 1-17 Timers............................................................................................................................................................. 1-18 JTAG and OnCE Interface ............................................................................................................................. 1-19 Introduction ...................................................................................................................................................... 2-1 Maximum Ratings............................................................................................................................................ 2-1 Thermal Characteristics ................................................................................................................................... 2-2 DC Electrical Characteristics ........................................................................................................................... 2-3 AC Electrical Characteristics ........................................................................................................................... 2-4 Pin-Out and Package ........................................................................................................................................ 3-1 MAP-BGA Package Description ..................................................................................................................... 3-2 MAP-BGA Package Mechanical Drawing .................................................................................................... 3-10 Thermal Design Considerations....................................................................................................................... 4-1 Electrical Design Considerations ..................................................................................................................... 4-2 Power Consumption Considerations ................................................................................................................ 4-4 PLL Performance Issues .................................................................................................................................. 4-5 Input (EXTAL) Jitter Requirements................................................................................................................. 4-5
Chapter 2
Specifications
2.1 2.2 2.3 2.4 2.5
Chapter 3
Packaging
3.1 3.2 3.3
Chapter 4
Design Considerations
4.1 4.2 4.3 4.4 4.5
Appendix A Index
Power Consumption Benchmark
Data Sheet Conventions
OVERBAR "asserted" "deasserted"
Examples:
Used to indicate a signal that is active when pulled low (For example, the RESET pin is active when low.) Means that a high true (active high) signal is high or that a low true (active low) signal is low Means that a high true (active high) signal is low or that a low true (active low) signal is high
Signal/Symbol PIN PIN PIN PIN Logic State True False True False Signal State Asserted Deasserted Asserted Deasserted Voltage VIL/VOL VIH/VOH VIH/VOH VIL/VOL
Note: Values for VIL, VOL, VIH, and VOH are defined by individual product specifications.
ii
DSP56311 Features
High-Performance DSP56300 Core
* 150 million instructions per second (MIPS) (270 MIPS using the EFCOP in filtering applications) with a 150 MHz clock at 1.8 V core and 3.3 V I/O * Object code compatible with the DSP56000 core with highly parallel instruction set * Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support under software control * Program Control Unit (PCU) with Position Independent Code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), on-chip instruction cache controller, on-chip memory-expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts * Direct Memory Access (DMA) with six DMA channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and triggering from interrupt lines and all peripherals * Phase Lock Loop (PLL) allows change of low-power Divide Factor (DF) without loss of lock and output clock with skew elimination * Hardware debugging support including On-Chip Emulation (OnCETM) module, Joint Test Action Group (JTAG) Test Access Port (TAP)
Enhanced Filtering Coprocessor (EFCOP)
* On-chip 24 x 24-bit filtering and echo-cancellation coprocessor that runs in parallel to the DSP core * Operation at the same frequency as the core (up to 150 MHz) * Support for a variety of filter modes, some of which are optimized for cellular base station applications: -- Real Finite Impulse Response (FIR) with real taps -- Complex FIR with complex taps -- Complex FIR generating pure real or pure imaginary outputs alternately -- A 4-bit decimation factor in FIR filters, thus providing a decimation ratio up to 16 -- Direct form 1 (DFI) Infinite Impulse Response (IIR) filter -- Direct form 2 (DFII) IIR filter -- Four scaling factors (1, 4, 8, 16) for IIR output -- Adaptive FIR filter with true least mean square (LMS) coefficient updates -- Adaptive FIR filter with delayed LMS coefficient updates
On-Chip Peripherals
* Enhanced DSP56000-like 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs * Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows six-channel home theater) * Serial communications interface (SCI) with baud rate generator * Triple timer module * Up to 34 programmable general-purpose input/output (GPIO) pins, depending on which peripherals are enabled
iii
On-Chip Memories
* 192 x 24-bit bootstrap ROM * 128 K RAM total * Program RAM, Instruction Cache, X data RAM, and Y data RAM sizes are programmable:
Program RAM Size
32 K x 24-bit 31 K x 24-bit 96 K x 24-bit 95 K x 24-bit 80 K x 24-bit 79 K x 24-bit 64 K x 24-bit 63 K x 24-bit 48 K x 24-bit 47 K x 24-bit
Instruction Cache Size
0 1024 x 24-bit 0 1024 x 24-bit 0 1024 x 24-bit 0 1024 x 24-bit 0 1024 x 24-bit
X Data RAM Size* Y Data RAM Size*
48 K x 24-bit 48 K x 24-bit 16 K x 24-bit 16 K x 24-bit 24 K x 24-bit 24 K x 24-bit 32 K x 24-bit 32 K x 24-bit 40 K x 24-bit 40 K x 24-bit 48 K x 24-bit 48 K x 24-bit 16 K x 24-bit 16 K x 24-bit 24 K x 24-bit 24 K x 24-bit 32 K x 24-bit 32 K x 24-bit 40 K x 24-bit 40 K x 24-bit
Instruction Cache
disabled enabled disabled enabled disabled enabled disabled enabled disabled enabled
Switch Mode
disabled disabled enabled enabled enabled enabled enabled enabled enabled enabled
MSW1
0/1 0/1 0 0 0 0 1 1 1 1
MSW0
0/1 0/1 0 0 1 1 0 0 1 1
*Includes 10 K x 24-bit shared memory (that is, memory shared by the core and the EFCOP)
Off-Chip Memory Expansion
* Data memory expansion to two 256 K x 24-bit word memory spaces using the standard external address lines * Program memory expansion to one 256 K x 24-bit words memory space using the standard external address lines * External memory expansion port * Chip Select Logic for glueless interface to static random access memory (SRAMs) * On-chip DRAM Controller for glueless interface to dynamic random access memory (DRAMs) up to 100 MHz operating frequency
Reduced Power Dissipation
* * * * Very low-power CMOS design Wait and Stop low-power standby modes Fully static design specified to operate down to 0 Hz (dc) Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)
Packaging
The DSP56311 is available in a 196-pin MAP-BGA package.
iv
Target Applications
* * * * * Wireless and wireline infrastructure applications Multi-channel wireless local loop systems DSP resource boards High-speed modem banks Packet telephony
Product Documentation
The three documents listed in the following table are required for a complete description of the DSP56311 and are necessary to design properly with the part. Documentation is available from the following sources. (See the back cover for details.) * * * * A local Motorola distributor A Motorola semiconductor sales office A Motorola Literature Distribution Center The World Wide Web (WWW) Table 1. DSP56311
Name
DSP56300 Family Manual DSP56311 User's Manual DSP56311 Technical Data
Documentation
Order Number
DSP56300FM/AD DSP56311UM/D DSP56311/D
Description
Detailed description of the DSP56300 family processor core and instruction set Detailed functional description of the DSP56311 memory configuration, operation, and register programming DSP56311 features list and physical, electrical, timing, and package specifications
v
vi
Chapter 1
Signal/ Connection Descriptions
1.1 Signal Groupings
The DSP56311 input and output signals are organized into functional groups as shown in Table 1-1. Figure 1-1 diagrams the DSP56311 signals by functional group. The remainder of this chapter describes the signal pins in each functional group. Table 1-1. DSP56311 Functional Signal Groupings
Functional Group
Power (VCC) Ground (GND) Clock PLL Address bus Data bus Bus control Interrupt and mode control Host interface (HI08) Enhanced synchronous serial interface (ESSI) Serial communication interface (SCI) Timer OnCE/JTAG Port Notes: 1. 2. 3. 4. 5. Port B2 Ports C and D3 Port E
4
Number of Signals
20 66 2 3 18 Port A1 24 13 5 16 12 3 3 6
Port A signals define the external memory interface port, including the external address bus, data bus, and control signals. Port B signals are the HI08 port signals multiplexed with the GPIO signals. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals. Port E signals are the SCI port signals multiplexed with the GPIO signals. There are 5 signal connections that are not used. These are designated as no connect (NC) in the package description (see Chapter 3).
Note:
The Clock Output (CLKOUT), BCLK, BCLK, CAS, and RAS[0-3] signals used by other DSP56300 family members are supported by the DSP56311 at operating frequencies up to 100 MHz. Therefore, above 100 MHz, you must enable bus arbitration by setting the Asynchronous Bus Arbitration Enable Bit (ABE) in the operating mode register. When set, the ABE bit eliminates the required set-up and hold times for BB and BG with respect to CLKOUT. In addition, DRAM access is not supported above 100 MHz.
1-1
Signal Groupings
DSP56311
VCCP VCCQL VCCQH VCCA VCCD VCCC VCCH VCCS GNDP GNDP1 GND Power Inputs: PLL Core Logic I/O Address Bus Data Bus Bus Control HI08 ESSI/SCI/Timer Grounds: PLL PLL Ground plane Interrupt/ Mode Control
4 3 3 4 2 2
During Reset MODA MODB MODC MODD RESET Non-Multiplexed Bus H[0-7] HA0 HA1 HA2 HCS/HCS Single DS HRW HDS/HDS Single HR HREQ/HREQ HACK/HACK
After Reset IRQA IRQB IRQC IRQD RESET Multiplexed Bus HAD[0-7] HAS/HAS HA8 HA9 HA10 Double DS HRD/HRD HWR/HWR Double HR HTRQ/HTRQ HRRQ/HRRQ Port C GPIO PC[0-2] PC3 PC4 PC5 Port D GPIO PD[0-2] PD3 PD4 PD5 Port E GPIO PE0 PE1 PE2 Timer GPIO TIO0 TIO1 TIO2 Port B GPIO PB[0-7] PB8 PB9 PB10 PB13 PB11 PB12 PB14 PB15
8
Host Interface (HI08) Port1
64
EXTAL XTAL CLKOUT4 PCAP After Reset NMI
Clock
Enhanced Synchronous Serial Interface Port 0 (ESSI0)2
3
SC0[0-2] SCK0 SRD0 STD0
PLL Enhanced Synchronous Serial Interface Port 1 (ESSI1)2 Port A
18 24 3
During Reset PINIT
SC1[0-2] SCK1 SRD1 STD1
A[0-17] D[0-23] AA0/RAS0- AA3/RAS34 RD WR TA BR BG BB CAS4 BCLK4 BCLK4 Notes: 1.
External Address Bus External Data Bus External Bus Control
Serial Communications Interface (SCI) Port2
RXD TXD SCLK
4
Timers3
TIO0 TIO1 TIO2
2. 3. 4.
TCK TDI TDO TMS TRST DE The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternatively as GPIO signals (PB[0-15]). Signals with dual designations (for example, HAS/HAS) have configurable polarity. The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0-5]), Port D GPIO signals (PD[0-5]), and Port E GPIO signals (PE[0-2]), respectively. TIO[0-2] can be configured as GPIO signals. CLKOUT, BCLK, BCLK, CAS, and RAS[0-3] are valid only for operating frequencies 100 MHz. OnCE/ JTAG Port
Figure 1-1. Signals Identified by Functional Group
1-2
Power
1.2 Power
Table 1-2. Power Inputs
Power Name
VCCP VCCQL VCCQH VCCA VCCD VCCC VCCH VCCS
Description
PLL Power--VCC dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the VCC power rail. Quiet Core (Low) Power--An isolated power for the core processing logic. This input must be isolated externally from all other chip power inputs. Quiet External (High) Power--A quiet power source for I/O lines. This input must be tied externally to all other chip power inputs, except VCCQL. Address Bus Power--An isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs, except VCCQL. Data Bus Power--An isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs, except VCCQL. Bus Control Power--An isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs, except VCCQL. Host Power--An isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs, except VCCQL. ESSI, SCI, and Timer Power--An isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs, except VCCQL.
Note: The user must provide adequate external decoupling capacitors for all power connections.
1.3 Ground
Table 1-3. Grounds
Ground Name
GNDP
Description
PLL Ground--Ground-dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. VCCP should be bypassed to GNDP by a 0.47 F capacitor located as close as possible to the chip package. PLL Ground 1--Ground-dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. Ground--Connected to an internal device ground plane.
GNDP1 GND
Note: The user must provide adequate external decoupling capacitors for all GND connections.
1-3
Clock
1.4 Clock
Table 1-4. Clock Signals
Signal Name
EXTAL XTAL
Type
Input Output
State During Reset
Input Chip-driven
Signal Description
External Clock/Crystal Input--Interfaces the internal crystal oscillator input to an external crystal or an external clock. Crystal Output--Connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.
1.5 PLL
Table 1-5. Phase-Locked Loop Signals
Signal Name
CLKOUT
Type
Output
State During Reset
Chip-driven
Signal Description
Clock Output--Provides an output clock synchronized to the internal core clock phase. If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL. If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL. Note: At operating frequencies above 100 MHz, this signal produces a low-amplitude waveform that is not usable externally by other devices. Above 100 MHz, you can use the asynchronous bus arbitration option that is enabled by the Asynchronous Bus Arbitration Enable (ABE) bit in the Operating Mode Register. When set, the DSP enters the Asynchronous Arbitration mode, which eliminates the BB and BG set-up and hold time requirements with respect to CLKOUT.
PCAP
Input
Input
PLL Capacitor--An input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to VCCP. If the PLL is not used, PCAP can be tied to VCC, GND, or left floating.
PINIT
Input
Input
PLL Initial--During assertion of RESET, the value of PINIT is written into the PLL enable (PEN) bit of the PLL control (PCTL) register, determining whether the PLL is enabled or disabled. Nonmaskable Interrupt--After RESET deassertion and during normal instruction processing, this Schmitt-trigger input is the negative-edge-triggered NMI request internally synchronized to CLKOUT.
NMI
Input
1-4
External Memory Expansion Port (Port A)
1.6 External Memory Expansion Port (Port A)
Note: When the DSP56311 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-states the relevant Port A signals: A[0-17], D[0-23], AA0/RAS0-AA3/RAS3, RD, WR, BB,
CAS.
1.6.1 External Address Bus
Table 1-6. External Address Bus Signals
Signal Name
A[0-17]
Type
Output
State During Reset, Stop, or Wait
Tri-stated
Signal Description
Address Bus--When the DSP is the bus master, A[0-17] are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A[0-17] do not change state when external memory spaces are not being accessed.
1.6.2 External Data Bus
Table 1-7. External Data Bus Signals
State During Reset
Ignored Input
Signal Name
D[0-23]
Type
State During Stop or Wait
Last state: Input: Ignored Output: Last value
Signal Description
Input/ Output
Data Bus--When the DSP is the bus master, D[0-23] are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D[0-23] drivers are tri-stated. If the last state is output, these lines have weak keepers to maintain the last output state if all drivers are tri-stated.
1-5
External Memory Expansion Port (Port A)
1.6.3 External Bus Control
Table 1-8. External Bus Control Signals
Signal Name
AA[0-3]
Type
Output
State During Reset, Stop, or Wait
Tri-stated
Signal Description
Address Attribute--When defined as AA, these signals can be used as chip selects or additional address lines. The default use defines a priority scheme under which only one AA signal can be asserted at a time. Setting the AA priority disable (APD) bit (Bit 14) of the Operating Mode Register, the priority mechanism is disabled and the lines can be used together as four external lines that can be decoded externally into 16 chip select signals. Row Address Strobe--When defined as RAS, these signals can be used as RAS for DRAM interface. These signals are tri-statable outputs with programmable polarity. Note: DRAM access is not supported above 100 MHz.
RAS[0-3] Output
RD
Output
Tri-stated
Read Enable--When the DSP is the bus master, RD is an active-low output that is asserted to read external memory on the data bus (D[0-23]). Otherwise, RD is tri-stated. Write Enable--When the DSP is the bus master, WR is an active-low output that is asserted to write external memory on the data bus (D[0-23]). Otherwise, the signals are tri-stated. Transfer Acknowledge--If the DSP56311 is the bus master and there is no external bus activity, or the DSP56311 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2. . .infinity) can be added to the wait states inserted by the bus control register (BCR) by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, asserted to enable completion of the bus cycle, and deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is deasserted. The number of wait states is determined by the TA input or by the BCR, whichever is longer. The BCR sets the minimum number of wait states in external bus cycles. In order to use the TA functionality, the BCR must be programmed to at least one wait state. A zero wait state access cannot be extended by TA deassertion. At operating frequencies 100 MHz, TA can operate synchronously (with respect to CLKOUT) or asynchronously depending on the setting of the TAS bit in the Operating Mode Register (OMR). If synchronous mode is selected, the user is responsible for ensuring that TA transitions occur synchronous to CLKOUT to ensure correct operation. Synchronous operation is not supported above 100 MHz and the OMR[TAS] bit must be set to synchronize the TA signal with the internal clock.
WR
Output
Tri-stated
TA
Input
Ignored Input
1-6
External Memory Expansion Port (Port A)
Table 1-8. External Bus Control Signals (Continued)
Signal Name
BR
Type
Output
State During Reset, Stop, or Wait
Reset: Output (deasserted) State during Stop/Wait depends on BRH bit setting: * BRH = 0: Output, deasserted * BRH = 1: Maintains last state (that is, if asserted, remains asserted)
Signal Description
Bus Request--Asserted when the DSP requests bus mastership. BR is deasserted when the DSP no longer needs the bus. BR may be asserted or deasserted independently of whether the DSP56311 is a bus master or a bus slave. Bus "parking" allows BR to be deasserted even though the DSP56311 is the bus master. (See the description of bus "parking" in the BB signal description.) The bus request hold (BRH) bit in the BCR allows BR to be asserted under software control even though the DSP does not need the bus. BR is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. BR is affected only by DSP requests for the external bus, never for the internal bus. During hardware reset, BR is deasserted and the arbitration is reset to the bus slave state. Bus Grant--Asserted by an external bus arbitration circuit when the DSP56311 becomes the next bus master. When BG is asserted, the DSP56311 must wait until BB is deasserted before taking bus mastership. When BG is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution. The default operation of this bit requires a set-up and hold time as specified in Chapter 2. An alternate mode can be invoked: set the asynchronous bus arbitration enable (ABE) bit (Bit 13) in the Operating Mode Register. When this bit is set, BG and BB are synchronized internally. This eliminates the respective set-up and hold time requirements but adds a required delay between the deassertion of an initial BG input and the assertion of a subsequent BG input.
BG
Input
Ignored Input
BB
Input/ Output
Ignored Input
Bus Busy--Indicates that the bus is active. Only after BB is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep BB asserted after ceasing bus activity regardless of whether BR is asserted or deasserted. Called "bus parking," this allows the current bus master to reuse the bus without rearbitration until another device requires the bus. BB is deasserted by an "active pull-up" method (that is, BB is driven high and then released and held high by an external pull-up resistor). The default operation of this signal requires a set-up and hold time as specified in Chapter 2. An alternative mode can be invoked by setting the ABE bit (Bit 13) in the Operating Mode Register. When this bit is set, BG and BB are synchronized internally. See BG for additional information. Note: BB requires an external pull-up resistor.
CAS
Output
Tri-stated
Column Address Strobe--When the DSP is the bus master, CAS is an active-low output used by DRAM to strobe the column address. Otherwise, if the Bus Mastership Enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated. Note: DRAM access is not supported above 100 MHz.
1-7
External Memory Expansion Port (Port A)
Table 1-8. External Bus Control Signals (Continued)
Signal Name
BCLK
Type
Output
State During Reset, Stop, or Wait
Tri-stated
Signal Description
Bus Clock When the DSP is the bus master, BCLK is active when the ATE bit in the Operating Mode Register is set. When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle. Note: At operating frequencies above 100 MHz, this signal produces a low-amplitude waveform that is not usable externally by other devices.
BCLK
Output
Tri-stated
Bus Clock Not When the DSP is the bus master, BCLK is the inverse of the BCLK signal. Otherwise, the signal is tri-stated. Note: At operating frequencies above 100 MHz, this signal produces a low-amplitude waveform that is not usable externally by other devices.
1-8
Interrupt and Mode Control
1.7 Interrupt and Mode Control
The interrupt and mode control signals select the chip operating mode as it comes out of hardware reset. After RESET is deasserted, these inputs are hardware interrupt request lines. Table 1-9. Interrupt and Mode Control
Signal Name
MODA
Type
Input
State During Reset
Schmitt-trigger Input
Signal Description
Mode Select A--MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted. External Interrupt Request A--After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the STOP or WAIT standby state and IRQA is asserted, the processor exits the STOP or WAIT state.
IRQA
Input
MODB
Input
Schmitt-trigger Input
Mode Select B--MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted. External Interrupt Request B--After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQB is asserted, the processor exits the WAIT state.
IRQB
Input
MODC
Input
Schmitt-trigger Input
Mode Select C--MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted. External Interrupt Request C--After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQC is asserted, the processor exits the WAIT state.
IRQC
Input
MODD
Input
Schmitt-trigger Input
Mode Select D--MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted. External Interrupt Request D--After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQD is asserted, the processor exits the WAIT state.
IRQD
Input
RESET
Input
Schmitt-trigger Input
Reset--Places the chip in the Reset state and resets the internal phase generator. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after powerup.
1-9
Host Interface (HI08)
1.8 Host Interface (HI08)
The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs, and DMA hardware.
1.8.4 Host Port Usage Considerations
Careful synchronization is required when the system reads multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in Table 1-10. Table 1-10. Host Port Usage Considerations
Action
Asynchronous read of receive byte registers
Description
When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data in the receive byte registers is valid. The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the Host Receive (HRX) register. The host interface programmer must change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a stable vector.
Asynchronous write to transmit byte registers
Asynchronous write to host vector
1.8.5 Host Port Configuration
HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register. Refer to the DSP56311 User's Manual for details on HI08 configuration registers. Table 1-11. Host Interface
Signal Name
H[0-7]
Type
Input/Output
State During Reset1,2
Ignored Input
Signal Description
Host Data--When the HI08 is programmed to interface with a non-multiplexed host bus and the host interface function is selected, these signals are lines 0-7 of the bidirectional Data bus. Host Address--When the HI08 is programmed to interface with a multiplexed host bus and the host interface function is selected, these signals are lines 0-7 of the bidirectional multiplexed Address/Data bus. Port B 0-7--When the HI08 is configured as GPIO through the HI08 Port Control Register, these signals are individually through the HI08 Data Direction Register programmed as inputs or outputs.
HAD[0-7]
Input/Output
PB[0-7]
Input or Output
1-10
Host Interface (HI08)
Table 1-11. Host Interface (Continued)
Signal Name
HA0
Type
Input
State During Reset1,2
Ignored Input
Signal Description
Host Address Input 0--When the HI08 is programmed to interface with a nonmultiplexed host bus and the host interface function is selected, this signal is line 0 of the host address input bus. Host Address Strobe--When the HI08 is programmed to interface with a multiplexed host bus and the host interface function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset. Port B 8--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HAS/HAS
Input
PB8
Input or Output
HA1
Input
Ignored Input
Host Address Input 1--When the HI08 is programmed to interface with a nonmultiplexed host bus and the host interface function is selected, this signal is line 1 of the host address (HA1) input bus. Host Address 8--When the HI08 is programmed to interface with a multiplexed host bus and the host interface function is selected, this signal is line 8 of the host address (HA8) input bus. Port B 9--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HA8
Input
PB9
Input or Output
HA2
Input
Ignored Input
Host Address Input 2--When the HI08 is programmed to interface with a nonmultiplexed host bus and the host interface function is selected, this signal is line 2 of the host address (HA2) input bus. Host Address 9--When the HI08 is programmed to interface with a multiplexed host bus and the host interface function is selected, this signal is line 9 of the host address (HA9) input bus. Port B 10--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HA9
Input
PB10
Input or Output
HCS/HCS
Input
Ignored Input
Host Chip Select--When the HI08 is programmed to interface with a nonmultiplexed host bus and the host interface function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable but is configured active-low (HCS) after reset. Host Address 10--When the HI08 is programmed to interface with a multiplexed host bus and the host interface function is selected, this signal is line 10 of the host address (HA10) input bus. Port B 13--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HA10
Input
PB13
Input or Output
1-11
Host Interface (HI08)
Table 1-11. Host Interface (Continued)
Signal Name
HRW
Type
Input
State During Reset1,2
Ignored Input
Signal Description
Host Read/Write--When the HI08 is programmed to interface with a single-data-strobe host bus and the host interface function is selected, this signal is the Host Read/Write (HRW) input. Host Read Data--When the HI08 is programmed to interface with a double-data-strobe host bus and the host interface function is selected, this signal is the HRD strobe Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HRD) after reset. Port B 11--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HRD/HRD
Input
PB11
Input or Output
HDS/HDS
Input
Ignored Input
Host Data Strobe--When the HI08 is programmed to interface with a single-data-strobe host bus and the host interface function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HDS) following reset. Host Write Data--When the HI08 is programmed to interface with a double-data-strobe host bus and the host interface function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HWR) following reset. Port B 12--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HWR/HWR
Input
PB12
Input or Output
HREQ/HREQ
Output
Ignored Input
Host Request--When the HI08 is programmed to interface with a single host request host bus and the host interface function is selected, this signal is the host request (HREQ) output. The polarity of the host request is programmable but is configured as active-low (HREQ) following reset. The host request may be programmed as a driven or open-drain output. Transmit Host Request--When the HI08 is programmed to interface with a double host request host bus and the host interface function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output. Port B 14--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HTRQ/HTRQ
Output
PB14
Input or Output
1-12
Host Interface (HI08)
Table 1-11. Host Interface (Continued)
Signal Name
HACK/HACK
Type
Input
State During Reset1,2
Ignored Input
Signal Description
Host Acknowledge--When the HI08 is programmed to interface with a single host request host bus and the host interface function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable but is configured as active-low (HACK) after reset. Receive Host Request--When the HI08 is programmed to interface with a double host request host bus and the host interface function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output. Port B 15--When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed through the HI08 Data Direction Register as an input or output.
HRRQ/HRRQ
Output
PB15
Input or Output
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows: * If the last state is input, the signal is an ignored input. * If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state.
1-13
Enhanced Synchronous Serial Interface 0 (ESSI0)
1.9 Enhanced Synchronous Serial Interface 0 (ESSI0)
Two synchronous serial interfaces (ESSI0 and ESSI1) provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Motorola serial peripheral interface (SPI). Table 1-12. Enhanced Synchronous Serial Interface 0
Signal Name
SC00
Type
Input or Output
State During Reset1,2
Ignored Input
Signal Description
Serial Control 0--For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0. Port C 0--The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the Port C Direction Register. The signal can be configured as ESSI signal SC00 through the Port C Control Register.
PC0
Input or Output
SC01
Input/Output
Ignored Input
Serial Control 1--For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for transmitter 2 output or for serial I/O flag 1. Port C 1--The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC01 through the Port C Control Register.
PC1
Input or Output
SC02
Input/Output
Ignored Input
Serial Control Signal 2--The frame sync for both the transmitter and receiver in synchronous mode, and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation). Port C 2--The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC02 through the Port C Control Register.
PC2
Input or Output
SCK0
Input/Output
Ignored Input
Serial Clock--Provides the serial bit rate clock for the ESSI. The SCK0 is a clock input or output, used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes. Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PC3
Input or Output
Port C 3--The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SCK0 through the Port C Control Register.
1-14
Enhanced Synchronous Serial Interface 1 (ESSI1)
Table 1-12. Enhanced Synchronous Serial Interface 0 (Continued)
Signal Name
SRD0
Type
Input
State During Reset1,2
Ignored Input
Signal Description
Serial Receive Data--Receives serial data and transfers the data to the ESSI receive shift register. SRD0 is an input when data is received. Port C 4--The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SRD0 through the Port C Control Register.
PC4
Input or Output
STD0
Output
Ignored Input
Serial Transmit Data--Transmits data from the serial transmit shift register. STD0 is an output when data is transmitted. Port C 5--The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal STD0 through the Port C Control Register.
PC5
Input or Output
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows: * If the last state is input, the signal is an ignored input. * If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state.
1.10 Enhanced Synchronous Serial Interface 1 (ESSI1)
Table 1-13. Enhanced Serial Synchronous Interface 1
Signal Name
SC10
Type
Input or Output
State During Reset1,2
Ignored Input
Signal Description
Serial Control 0--For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0. Port D 0--The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC10 through the Port D Control Register.
PD0
Input or Output
SC11
Input/Output
Ignored Input
Serial Control 1--For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1. Port D 1--The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC11 through the Port D Control Register.
PD1
Input or Output
1-15
Enhanced Synchronous Serial Interface 1 (ESSI1)
Table 1-13. Enhanced Serial Synchronous Interface 1 (Continued)
Signal Name
SC12
Type
Input/Output
State During Reset1,2
Ignored Input
Signal Description
Serial Control Signal 2--The frame sync for both the transmitter and receiver in synchronous mode and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation). Port D 2--The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC12 through the Port D Control Register.
PD2
Input or Output
SCK1
Input/Output
Ignored Input
Serial Clock--Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes. Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3
Input or Output
Port D 3--The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register. Ignored Input Serial Receive Data--Receives serial data and transfers the data to the ESSI receive shift register. SRD1 is an input when data is being received. Port D 4--The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register. Ignored Input Serial Transmit Data--Transmits data from the serial transmit shift register. STD1 is an output when data is being transmitted. Port D 5--The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.
SRD1
Input
PD4
Input or Output
STD1
Output
PD5
Input or Output
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows: * If the last state is input, the signal is an ignored input. * If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state.
1-16
Serial Communication Interface (SCI)
1.11 Serial Communication Interface (SCI)
The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems. Table 1-14. Serial Communication Interface
Signal Name
RXD
Type
Input
State During Reset1,2
Ignored Input
Signal Description
Serial Receive Data--Receives byte-oriented serial data and transfers it to the SCI receive shift register. Port E 0--The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register.
PE0
Input or Output
TXD
Output
Ignored Input
Serial Transmit Data--Transmits data from the SCI transmit data register. Port E 1--The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register.
PE1
Input or Output
SCLK
Input/Output
Ignored Input
Serial Clock--Provides the input or output clock used by the transmitter and/or the receiver. Port E 2--The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register.
PE2
Input or Output
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows: * If the last state is input, the signal is an ignored input. * If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state.
1-17
Timers
1.12 Timers
The DSP56311 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56311 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events. Table 1-15. Triple Timer Signals
Signal Name
TIO0
Type
State During Reset1,2
Signal Description
Timer 0 Schmitt-Trigger Input/Output-- When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output. The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register.
Input or Output Ignored Input
TIO1
Input or Output Ignored Input
Timer 1 Schmitt-Trigger Input/Output-- When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output. The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register.
TIO2
Input or Output Ignored Input
Timer 2 Schmitt-Trigger Input/Output-- When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output. The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register.
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows: * If the last state is input, the signal is an ignored input. * If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state.
1-18
JTAG and OnCE Interface
1.13 JTAG and OnCE Interface
The DSP56300 family and in particular the DSP56311 support circuit-board test strategies based on the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture, the industry standard developed under the sponsorship of the Test Technology Committee of IEEE and the JTAG. The OnCE module provides a means to interface nonintrusively with the DSP56300 core and its peripherals so that you can examine registers, memory, or on-chip peripherals. Functions of the OnCE module are provided through the JTAG TAP signals. For programming models, see the chapter on debugging support in the DSP56300 Family Manual. Table 1-16. JTAG/OnCE Interface
Signal Name
TCK TDI
Type
Input Input
State During Reset
Input Input
Signal Description
Test Clock--A test clock input signal to synchronize the JTAG test logic. Test Data Input--A test data serial input signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor. Test Data Output--A test data serial output signal for test instructions and data. TDO is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK. Test Mode Select--Sequences the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor. Test Reset--Initializes the test controller asynchronously. TRST has an internal pull-up resistor. TRST must be asserted after powerup. Debug Event--As an input, initiates the debug mode of operation from an external command controller, and, as an open-drain output, acknowledges that the chip has entered Debug mode. As an input, DE causes the DSP56300 core to finish executing the current instruction, save the instruction pipeline information, enter Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The DE has an internal pull-up resistor. This signal is not a standard part of the JTAG TAP controller. The signal connects directly to the OnCE module to initiate debug mode directly or to provide a direct external indication that the chip has entered Debug mode. All other interface with the OnCE module must occur through the JTAG port.
TDO
Output
Tri-stated
TMS
Input
Input
TRST
Input
Input
DE
Input/ Output (open-drain)
Input
1-19
JTAG and OnCE Interface
1-20
Chapter 2
Specifications
2.1 Introduction
The DSP56311 is fabricated in high-density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs.
2.2 Maximum Ratings
CAUTION
This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or VCC).
Note:
In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.
2-1
Thermal Characteristics
Table 2-1. Absolute Maximum Ratings
Rating1
Supply Voltage Input/Output Supply Voltage All input voltages Current drain per pin excluding VCC and GND Operating temperature range Storage temperature Notes: 1. 2.
Symbol
VCC VCCQH VIN I TJ TSTG
Value1, 2
-0.1 to 2.0 -0.3 to 4.0 GND - 0.3 to VCCQH + 0.3 10 -40 to +100 -55 to +150
Unit
V V V mA C C
3.
GND = 0 V, VCC = 1.8 V 0.1 V, VCCQH = 3.3 V 0.3 V, TJ = -40C to +100C, CL = 50 pF Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device. Power-up sequence: During power-up, and throughout the DSP56311 operation, VCCQH voltage must always be higher or equal to VCC voltage.
2.3 Thermal Characteristics
Table 2-2. Thermal Characteristics
Characteristic
Junction-to-ambient, natural convection, single-layer board (1s)1,2 Junction-to-ambient, natural convection, four-layer board (2s2p)1,3 Junction-to-ambient, @200 ft/min air flow, single layer board (1s)
1,3 1,3
Symbol
RJA RJMA RJMA RJMA RJB RJC
MAP-BGA Value
49 26 39 22 14 5 2 2
Unit
Junction-to-ambient, @200 ft/min air flow, four-layer board (2s2p) Junction-to-board4 Junction-to-case thermal resistance5 Junction-to-package-top, natural convection Junction-to-package-top, @200 ft/min air Notes: 1.
6
JT JT
flow6
C/W C/W C/W C/W C/W C/W C/W C/W
2. 3. 4. 5.
6.
Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal. Per JEDEC JESD51-6 with the board horizontal. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.
2-2
DC Electrical Characteristics
2.4 DC Electrical Characteristics
Table 2-3. DC Electrical Characteristics
Characteristics
Supply voltage: * Core (VCCQL) and PLL (VCCP) * I/O (VCCQH, VCCA, VCCD, VCCC, VCCH, and VCCS) Input high voltage * D[0-23], BG, BB, TA * MOD/IRQ1, RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08 pins * EXTAL8 Input low voltage * D[0-23], BG, BB, TA, MOD/IRQ1, RESET, PINIT * All JTAG/ESSI/SCI/Timer/HI08 pins * EXTAL8 Input leakage current High impedance (off-state) input current (@ 2.4 V / 0.4 V) Output high voltage * TTL (IOH = -0.4 mA)5,7 * CMOS (IOH = -10 A)5 Output low voltage * TTL (IOL = 3.0 mA, open-drain pins IOL = 6.7 mA)5,7 * CMOS (IOL = 10 A)5 Internal supply current2: * In Normal mode * In Wait mode3 * In Stop mode4 PLL supply current Input capacitance Notes: 1. 2.
5
Symbol
Min
1.7 3.0
Typ
1.8 3.3 -- -- --
Max
1.9 3.6 VCCQH + 0.3 VCCQH + 0.3 VCCQH
Unit
V V V V V
VIH VIHP VIHX
2.0 2.0 0.8 x VCCQH -0.3 -0.3 -0.3 -10 -10
VIL VILP VILX IIN ITSI VOH
-- -- -- -- --
0.8 0.8 0.2 x VCCQH 10 10
V V V A A
2.4 VCC - 0.01 VOL -- --
-- -- -- --
-- -- 0.4 0.01
V V V V
ICCI ICCW ICCS CIN
-- -- -- -- --
150 7. 5 100 1 --
-- -- -- 2.5 10
mA mA A mA pF
3. 4. 5. 6. 7. 8.
Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins. Section 4.3 provides a formula to compute the estimated current requirements in Normal mode. To obtain these results, all inputs must be terminated (that is, not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see Appendix A). The power consumption numbers in this specification are 90 percent of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with VCCQP = 3.3 V, VCC = 1.8 V at TJ = 100C. To obtain these results, all inputs must be terminated (that is, not allowed to float). PLL and XTAL signals are disabled during Stop state. DC current in Stop mode is evaluated based on measurements. To obtain these results, all inputs not disconnected at Stop mode must be terminated (that is, not allowed to float). Periodically sampled and not 100 percent tested. VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF This characteristic does not apply to XTAL and PCAP. Driving EXTAL to the low VIHX or the high VILX value may cause additional power consumption (DC current). To minimize power consumption, the minimum VIHX should be no lower than 0.9 x VCCQH and the maximum VILX should be no higher than 0.1 x VCCQH.
2-3
AC Electrical Characteristics
2.5 AC Electrical Characteristics
The timing waveforms shown in the AC electrical characteristics section are tested with a VIL maximum of 0.3 V and a VIH minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of Table 2-2. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50 percent point of the respective input signal's transition. DSP56311 output levels are measured with the production test machine VOL and VOH reference levels set at 0.4 V and 2.4 V, respectively. Note: Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15 MHz and rated speed.
2.5.1 Internal Clocks
Table 2-4. Internal Clocks
Expression1, 2 Characteristics
Internal operation frequency with PLL enabled Internal operation frequency with PLL disabled Internal clock high period * With PLL disabled * With PLL enabled and MF 4 * With PLL enabled and MF > 4
Symbol Min
f f -- --
Typ
(Ef x MF)/ (PDF x DF) Ef/2
Max
-- --
TH
-- 0.49 x ETC x PDF x DF/MF 0.47 x ETC x PDF x DF/MF -- 0.49 x ETC x PDF x DF/MF 0.47 x ETC x PDF x DF/MF -- -- --
ETC -- --
-- 0.51 x ETC x PDF x DF/MF 0.53 x ETC x PDF x DF/MF -- 0.51 x ETC x PDF x DF/MF 0.53 x ETC x PDF x DF/MF -- -- --
Internal clock low period * With PLL disabled * With PLL enabled and MF 4 * With PLL enabled and MF > 4 Internal clock cycle time with PLL enabled Internal clock cycle time with PLL disabled Instruction cycle time Notes: 1. 2.
TL
ETC -- -- ETC x PDF x DF/MF 2 x ETC TC
TC TC ICYC
DF = Division Factor; Ef = External frequency; ETC = External clock cycle; MF = Multiplication Factor; PDF = Predivision Factor; TC = internal clock cycle. See the PLL and Clock Generation section in the DSP56300 Family Manual for a details on the PLL.
2-4
AC Electrical Characteristics
2.5.2 External Clock Operation
The DSP56311 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; examples are shown in Figure 2-1.
EXTAL R1
XTAL R2 Note: Ensure that in the PCTL Register: s XTLD (bit 16) = 0 s If fOSC 200 kHz, XTLR (bit 15) = 1
EXTAL R
XTAL
C
XTAL1
C
C
XTAL1
C
Fundamental Frequency Fork Crystal Oscillator
Fundamental Frequency Crystal Oscillator
fOSC = 4 MHz R = 680 k 10% C = 56 pF 20%
Note: Make sure that in the PCTL Register: s XTLD (bit 16) = 0 s If fOSC > 200 kHz, XTLR (bit 15) = 0
Suggested Component Values:
fOSC = 32.768 kHz R1 = 3.9 M 10% C = 22 pF 20% R2 = 200 k 10% Calculations are for a 32.768 kHz crystal with the following parameters: s load capacitance (CL) of 12.5 pF, s shunt capacitance (C0) of 1.8 pF, s series resistance of 40 k, and s drive level of 1 W.
Suggested Component Values:
fOSC = 20 MHz R = 680 k 10% C = 22 pF 20%
Calculations are for a 4/20 MHz crystal with the following parameters: s CLof 30/20 pF, s C0 of 7/6 pF, s series resistance of 100/20 , and s drive level of 2 mW.
Figure 2-1. Crystal Oscillator Circuits If an externally-supplied square wave voltage source is used, disable the internal oscillator circuit during bootup by setting XTLD (PCTL Register bit 16 = 1--see the DSP56311 User's Manual). The external square wave source connects to EXTAL; XTAL is not physically connected to the board or socket. Figure 2-2 shows the relationship between the EXTAL input and the internal clock and CLKOUT.
Midpoint VIHX
EXTAL VILX ETH 2 4 5 CLKOUT with PLL disabled ETL 3 ETC
Note:
The midpoint is 0.5 (VIHX + VILX).
5
7 CLKOUT with PLL enabled
6a
6b
7
Figure 2-2. External Clock Timing
2-5
AC Electrical Characteristics
Table 2-5. Clock Operation
150 MHz No.
1 2
Characteristics
Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum. EXTAL input high1, 2 * With PLL disabled (46.7%-53.3% duty cycle6) * With PLL enabled (42.5%-57.5% duty cycle6) EXTAL input low1, 2 * With PLL disabled (46.7%-53.3% duty cycle6) * With PLL enabled (42.5%-57.5% duty cycle6) EXTAL cycle time2 * With PLL disabled * With PLL enabled Internal clock change from EXTAL fall with PLL disabled a.Internal clock rising edge from EXTAL rising edge with PLL enabled (MF = 1 or 2 or 4, PDF = 1, Ef > 15 MHz)3,5 b. Internal clock falling edge from EXTAL falling edge with PLL enabled (MF 4, PDF 1, Ef / PDF > 15 MHz)3,5
Symbol Min
Ef 0
Max
150.0
ETH
3.11 ns 2.83 ns 3.11 ns 2.83 ns 6.67 ns 6.67 ns 4.3 ns 0.0 ns
157.0 s
3
ETL
157.0 s
4
ETC
273.1 s 11.0 ns 1.8 ns
5 6
1.8 ns 0.0 ns ICYC 13.33 ns 6.7 ns 8.53 s
7
Instruction cycle time = ICYC = TC4 (see Figure 2-4) (46.7%-53.3% duty cycle) * With PLL disabled * With PLL enabled 1. 2. 3. 4. 5. 6.
Notes:
Measured at 50 percent of the input transition. The maximum value for PLL enabled is given for minimum VCO frequency (see Table 2-4) and maximum MF. Periodically sampled and not 100 percent tested. The maximum value for PLL enabled is given for minimum VCO frequency and maximum DF. The skew is not guaranteed for any other MF value. The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.
2.5.3 Phase Lock Loop (PLL) Characteristics
Table 2-6. PLL Characteristics
150 MHz Characteristics Min
Voltage Controlled Oscillator (VCO) frequency when PLL enabled (MF x Ef x 2/PDF) PLL external capacitor (PCAP pin to VCCP) (CPCAP1) * @ MF 4 * @ MF > 4 Note: 30
Unit Max
300 MHz
(580 x MF) - 100 830 x MF
(780 x MF) - 140 1470 x MF
pF pF
CPCAP is the value of the PLL capacitor (connected between the PCAP pin and VCCP) computed using the appropriate expression listed above.
2-6
AC Electrical Characteristics
2.5.4 Reset, Stop, Mode Select, and Interrupt Timing
Table 2-7. Reset, Stop, Mode Select, and Interrupt Timing6
150 MHz No.
8 9
Characteristics
Delay from RESET assertion to all pins at reset value3 Required RESET duration * Power on, external clock generator, PLL disabled * Power on, external clock generator, PLL enabled * Power on, internal oscillator * During STOP, XTAL disabled (PCTL Bit 16 = 0) * During STOP, XTAL enabled (PCTL Bit 16 = 1) * During normal operation Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion)5 * Minimum * Maximum Mode select set-up time Mode select hold time Minimum edge-triggered interrupt request assertion width Minimum edge-triggered interrupt request deassertion width Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid * Caused by first interrupt instruction fetch * Caused by first interrupt instruction execution Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts1,
7, 8 4
Expression Min
-- Minimum: 50 x ETC 1000 x ETC 75000 x ETC 75000 x ETC 2.5 x TC 2.5 x TC -- 333.3 6.67 0.50 0.50 16.7 16.7
Unit Max
26.0 -- -- -- -- -- -- ns ns s ms ms ns ns
10
3.25 x TC + 2.0 20.25 x TC + 10
23.7 -- 30.0 0.0 6.6 6.6
-- 145.0 -- -- -- --
ns ns ns ns ns ns
13 14 15 16 17
Minimum: 4.25 x TC + 2.0 7.25 x TC + 2.0 Minimum: 10 x TC + 5.0 Maximum: (WS + 3.75) x TC - 10.94 Maximum: (WS + 3.25) x TC - 10.94 Maximum: (WS + 3.5) x TC - 10.94 (WS + 3.5) x TC - 10.94 (WS + 3) x TC - 10.94 (WS + 2.5) x TC - 10.94
30.4 51.0 72.0 --
-- -- -- Note 8
ns ns ns ns
18 19
20 21
Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts1, 7, 8 Delay from WR assertion to interrupt request deassertion for level sensitive fast interrupts1, 7, 8 * DRAM for all WS * SRAM WS = 1 * SRAM WS = 2, 3 * SRAM WS 4 Duration for IRQA assertion to recover from Stop state Delay from IRQA assertion to fetch of first instruction (when exiting Stop)2, 3 * PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0) * PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) * PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay)
--
Note 8
ns
-- -- -- -- 5.9
Note 8 Note 8 Note 8 Note 8 --
ns ns ns ns ns
24 25
PLC x ETC x PDF + (128 K - PLC/2) x TC PLC x ETC x PDF + (23.75 0.5) x TC (8.25 0.5) x TC
1.3
9.1
ms
232.5 ns 51.7
12.3 ms 58.3 ns
2-7
AC Electrical Characteristics
Table 2-7. Reset, Stop, Mode Select, and Interrupt Timing6 (Continued)
150 MHz No.
26
Characteristics
Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop)2, 3 * PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0) * PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) * PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay) Interrupt Requests Rate * HI08, ESSI, SCI, Timer * DMA * IRQ, NMI (edge trigger) * IRQ, NMI (level trigger) DMA Requests Rate * Data read from HI08, ESSI, SCI * Data write to HI08, ESSI, SCI * Timer * IRQ, NMI (edge trigger) Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid 1.
Expression Min
Minimum: PLC x ETC x PDF + (128K - PLC/2) x TC PLC x ETC x PDF + (20.5 0.5) x TC 5.5 x TC Maximum: 12 x TC 8 x TC 8 x TC 12 x TC Maximum: 6 x TC 7 x TC 2 x TC 3 x TC Minimum: 4.25 x TC + 2.0
Unit Max
13.6
--
ms
12.3
--
ms
36.7 -- -- -- -- -- -- -- -- 30.3
-- 80.0 53.3 53.3 80.0 40.0 46.7 13.3 20.0 --
ns ns ns ns ns ns ns ns ns ns
27
28
29 Notes:
2.
3. 4.
5. 6. 7. 8.
When fast interrupts are used and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when fast interrupts are used. Long interrupts are recommended for Level-sensitive mode. This timing depends on several settings: * For PLL disable, using internal oscillator (PLL Control Register (PCTL) Bit 16 = 0) and oscillator disabled during Stop (PCTL Bit 17 = 0), a stabilization delay is required to assure that the oscillator is stable before programs are executed. Resetting the Stop delay (Operating Mode Register Bit 6 = 0) provides the proper delay. While Operating Mode Register Bit 6 = 1 can be set, it is not recommended, and these specifications do not guarantee timings for that case. * For PLL disable, using internal oscillator (PCTL Bit 16 = 0) and oscillator enabled during Stop (PCTL Bit 17=1), no stabilization delay is required and recovery is minimal (Operating Mode Register Bit 6 setting is ignored). * For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time is defined by the PCTL Bit 17 and Operating Mode Register Bit 6 settings. * For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in parallel with the stop delay counter, and stop recovery ends when the last of these two events occurs. The stop delay counter completes count or PLL lock procedure completion. * PLC value for PLL disable is 0. * The maximum value for ETC is 4096 (maximum MF) divided by the desired internal frequency (that is, for 66 MHz it is 4096/66 MHz = 62 s). During the stabilization period, TC, TH, and TL is not constant, and their width may vary, so timing may vary as well. Periodically sampled and not 100 percent tested. Value depends on clock source: * For an external clock generator, RESET duration is measured while RESET is asserted, VCC is valid, and the EXTAL input is active and valid. * For an internal oscillator, RESET duration is measured while RESET is asserted and VCC is valid. The specified timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the crystal and other components connected to the oscillator and reflects worst case conditions. * When the VCC is valid, but the other "required RESET duration" conditions (as specified above) have not been yet met, the device circuitry is in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration. If PLL does not lose lock. VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100C, CL = 50 pF. WS = number of wait states (measured in clock cycles, number of TC). Use expression to compute maximum value.
2-8
AC Electrical Characteristics
VIH RESET
9 8 All Pins Reset Value
10
A[0-17]
First Fetch
Figure 2-3. Reset Timing
A[0-17]
First Interrupt Instruction Execution/Fetch
RD 20
WR 21
IRQA, IRQB, IRQC, IRQD, NMI
17
19
a) First Interrupt Instruction Execution
General Purpose I/O
18 IRQA, IRQB, IRQC, IRQD, NMI
b) General-Purpose I/O Figure 2-4. External Fast Interrupt Timing 2-9
AC Electrical Characteristics
IRQA, IRQB, IRQC, IRQD, NMI
15
IRQA, IRQB, IRQC, IRQD, NMI 16
Figure 2-5. External Interrupt Timing (Negative Edge-Triggered)
VIH
RESET
13 14 VIH VIH IRQA, IRQB, IRQC, IRQD, NMI VIL VIL
MODA, MODB, MODC, MODD, PINIT
Figure 2-6. Operating Mode Select Timing
24
IRQA
25
A[0-17]
First Instruction Fetch
Figure 2-7. Recovery from Stop State Using IRQA
26 IRQA
25 A[0-17] First IRQA Interrupt Instruction Fetch
Figure 2-8. Recovery from Stop State Using IRQA Interrupt Service
2-10
AC Electrical Characteristics
A[0-17]
DMA Source Address
RD WR 29 IRQA, IRQB, IRQC, IRQD, NMI First Interrupt Instruction Execution
Figure 2-9. External Memory Access (DMA Source) Timing
2.5.5 External Memory Expansion Port (Port A)
2.5.5.1 SRAM Timing
Table 2-8. SRAM Timing
No.
100
Characteristics
Address valid and AA assertion pulse width2
Symbol
tRC, tWC
Expression1
(WS + 2) x TC - 4.0 [2 WS 7] (WS + 3) x TC - 4.0 [WS 8] 0.75 x TC - 3.0 [2 WS 3] 1.25 x TC - 3.0 [WS 4] WS x TC - 4.0 [2 WS 3] (WS - 0.5) x TC - 4.0 [WS 4] 1.25 x TC - 4.0 [2 WS 7] 2.25 x TC - 4.0 [WS 8] (WS + 0.75) x TC - 6.5 [WS 2] (WS + 0.25) x TC - 6.5 [WS 2]
150 MHz Unit Min
22.7 69.3 2.0 5.3 9.3 19.3 4.3 11.0 -- -- 0.0 -- -- -- -- -- -- -- 11.8 8.5 -- -- -- -- --
Max
ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
101
Address and AA valid to WR assertion
tAS
102
WR assertion pulse width
tWP
103
WR deassertion to address not valid
tWR
104 105 106 107 108 109
Address and AA valid to input data valid RD assertion to input data valid RD deassertion to data not valid (data hold time) Address valid to WR deassertion2 Data valid to WR deassertion (data set-up time) Data hold time from WR deassertion
tAA, tAC tOE tOHZ tAW tDS (tDW) tDH
(WS + 0.75) x TC - 4.0 [WS 2] (WS - 0.25) x TC - 5.4 [WS 2] 1.25 x TC - 4.0 [2 WS 7] 2.25 x TC - 4.0 [WS 8]
14.3 6.3 4.3 11.0
2-11
AC Electrical Characteristics
Table 2-8. SRAM Timing (Continued)
No.
110
Characteristics
WR assertion to data active
Symbol
--
Expression1
0.25 x TC - 4.0 [2 WS 3] -0.25 x TC - 4.0 [WS 4] 1.25 x TC [2 WS 7] 2.25 x TC [WS 8] 2.25 x TC - 4.0 [2 WS 7] 3.25 x TC - 4.0 [WS 8] 1.75 x TC - 4.0 [2 WS 7] 2.75 x TC - 4.0 [WS 8] 1.5 x TC - 4.0 [2 WS 7] 2.5 x TC - 4.0 [WS 8] 0.5 x TC - 2.8 (WS + 0.25) x TC - 4.0 1.25 x TC - 4.0 [2 WS 7] 2.25 x TC - 4.0 [WS 8] 0.25 x TC + 1.5
150 MHz Unit Min
-2.4 -5.7 -- -- 11.0 17.7 7.6 14.3 6.0 12.7 0.5 11.0 4.3 11.0 3.2 0
Max
-- -- 8.3 15.0 -- -- -- -- -- -- -- -- -- -- -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
111
WR deassertion to data high impedance
--
112
Previous RD deassertion to data active (write)
--
113
RD deassertion time
--
114
WR deassertion time4
--
115 116 117
Address valid to RD assertion RD assertion pulse width RD deassertion to address not valid
-- -- --
118 119
TA set-up before RD or WR deassertion5 TA hold after RD or WR deassertion 1.
-- --
Notes:
2. 3. 4. 5.
WS is the number of wait states specified in the BCR. The value is given for the minimum for a given category. (For example, for a category of [2 WS 7] timing is specified for 2 wait states.) Two wait states is the minimum otherwise. Timings 100 and107 are guaranteed by design, not tested. All timings for 150 MHz are measured from 0.5 x VCCQH to 0.5 x VCCQH. The WS number applies to the access in which the deassertion of WR occurs and assumes the next access uses a minimal number of wait states. Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.
2-12
AC Electrical Characteristics
100 A[0-17] AA[0-3] 113 RD 105 WR 104 118 119 106 116 117
TA D[0-23] Note: Address lines A[0-17] hold their state after a read or write operation. AA[0-3] do not hold their state after a read or write operation. Data In
Figure 2-10. SRAM Read Access
100 A[0-17] AA[0-3] 107 101 WR 114 RD 118 119 102 103
TA 108 D[0-23] Note: Address lines A[0-17] hold their state after a read or write operation. AA[0-3] do not hold their state after a read or write operation. Data Out 109
Figure 2-11. SRAM Write Access
2-13
AC Electrical Characteristics
2.5.5.2 DRAM Timing
The selection guides in Figure 2-12 and Figure 2-15 are for primary selection only. Final selection should be based on the timing in the following tables. For example, the selection guide suggests that four wait states must be used for 100 MHz operation with Page Mode DRAM. However, consulting the appropriate table, a designer can evaluate whether fewer wait states might suffice by determining which timing prevents operation at 100 MHz, running the chip at a slightly lower frequency (for example, 95 MHz), using faster DRAM (if it becomes available), and manipulating control factors such as capacitive and resistive load to improve overall system performance.
DRAM type (tRAC ns) Note: This figure should be used for primary selection. For exact and detailed timings, see the following tables.
100
80
70
60
50 40 66 80 100 120
Chip frequency (MHz)
1 Wait states 2 Wait states
3 Wait states 4 Wait states
Figure 2-12. DRAM Page Mode Wait State Selection Guide
2-14
AC Electrical Characteristics
Table 2-9. DRAM Page Mode Timings, Three Wait States1,2,3
No.
131
Characteristics
Page mode cycle time for two consecutive accesses of the same direction Page mode cycle time for mixed (read and write) accesses
Symbol
Expression4
4 x TC 3.5 x TC 2 x TC - 5.7 3 x TC - 5.7
100 MHz Unit Min
40.0
Max
-- ns
tPC tCAC tAA tOFF tRSH tRHCP tCAS tCRP
35.0 -- -- 0.0
-- 14.3 24.3 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 19.3 -- -- 2.5
ns ns ns ns ns ns ns -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
132 133 134 135 136 137 138
CAS assertion to data valid (read) Column address valid to data valid (read) CAS deassertion to data not valid (read hold time) Last CAS assertion to RAS deassertion Previous CAS deassertion to RAS deassertion CAS assertion pulse width Last CAS deassertion to RAS assertion5 * BRW[1-0] = 00, 01--not applicable * BRW[1-0] = 10 * BRW[1-0] = 11 CAS deassertion pulse width Column address valid to CAS assertion CAS assertion to column address not valid Last column address valid to RAS deassertion WR deassertion to CAS assertion CAS deassertion to WR assertion CAS assertion to WR deassertion WR assertion pulse width Last WR assertion to RAS deassertion WR assertion to CAS deassertion Data valid to CAS assertion (write) CAS assertion to data not valid (write) WR assertion to CAS assertion Last RD assertion to RAS deassertion RD assertion to data valid RD deassertion to data not valid WR assertion to data active WR deassertion to data high impedance 1. 2. 3. 4.
6
2.5 x TC - 4.0 4.5 x TC - 4.0 2 x TC - 4.0 -- 4.75 x TC - 6.0 6.75 x TC - 6.0
21.0 41.0 16.0 -- 41.5 61.5 11.0 6.0 21.0 36.0 8.5 3.5 18.3 30.5 33.2 28.2 0.5 21.0 8.2 31.0 -- 0.0
139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156
tCP tASC tCAH tRAL tRCS tRCH tWCH tWP tRWL tCWL tDS tDH tWCS tROH tGA tGZ
1.5 x TC - 4.0 TC - 4.0 2.5 x TC - 4.0 4 x TC - 4.0 1.25 x TC - 4.0 0.75 x TC - 4.0 2.25 x TC - 4.2 3.5 x TC - 4.5 3.75 x TC - 4.3 3.25 x TC - 4.3 0.5 x TC - 4.5 2.5 x TC - 4.0 1.25 x TC - 4.3 3.5 x TC - 4.0 2.5 x TC - 5.7
0.75 x TC - 1.5 0.25 x TC
6.0 --
Notes:
5. 6.
The number of wait states for Page mode access is specified in the DRAM Control Register. The refresh period is specified in the DRAM Control Register. The asynchronous delays specified in the expressions are valid for the DSP56311. All the timings are calculated for the worst case. Some of the timings are better for specific cases (for example, tPC equals 4 x TC for read-after-read or write-after-write sequences). An expression is used to compute the number listed as the minimum or maximum value listed, as appropriate. BRW[1-0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access. RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is tOFF and not tGZ.
2-15
AC Electrical Characteristics
Table 2-10. DRAM Page Mode Timings, Four Wait States1,2,3
No.
131
Characteristics
Page mode cycle time for two consecutive accesses of the same direction Page mode cycle time for mixed (read and write) accesses
Symbol
Expression4
5 x TC 4.5 x TC 2.75 x TC - 5.7 3.75 x TC - 5.7
100 MHz Unit Min
50.0
Max
-- ns
tPC tCAC tAA tOFF tRSH tRHCP tCAS tCRP
45.0 -- -- 0.0
-- 21.8 31.8 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 26.8 -- -- 2.5
ns ns ns ns ns ns ns -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
132 133 134 135 136 137 138
CAS assertion to data valid (read) Column address valid to data valid (read) CAS deassertion to data not valid (read hold time) Last CAS assertion to RAS deassertion Previous CAS deassertion to RAS deassertion CAS assertion pulse width Last CAS deassertion to RAS assertion5 * BRW[1-0] = 00, 01--Not applicable * BRW[1-0] = 10 * BRW[1-0] = 11 CAS deassertion pulse width Column address valid to CAS assertion CAS assertion to column address not valid Last column address valid to RAS deassertion WR deassertion to CAS assertion CAS deassertion to WR assertion CAS assertion to WR deassertion WR assertion pulse width Last WR assertion to RAS deassertion WR assertion to CAS deassertion Data valid to CAS assertion (write) CAS assertion to data not valid (write) WR assertion to CAS assertion Last RD assertion to RAS deassertion RD assertion to data valid RD deassertion to data not valid WR assertion to data active WR deassertion to data high impedance 1. 2. 3. 4.
6
3.5 x TC - 4.0 6 x TC - 4.0 2.5 x TC - 4.0 -- 5.25 x TC - 6.0 7.25 x TC - 6.0
31.0 56.0 21.0 -- 46.5 66.5 16.0 6.0 31.0 46.0 8.5 8.8 28.3 40.5 43.2 33.2 0.5 31.0 8.2 41.0 -- 0.0
139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156
tCP tASC tCAH tRAL tRCS tRCH tWCH tWP tRWL tCWL tDS tDH tWCS tROH tGA tGZ
2 x TC - 4.0 TC - 4.0 3.5 x TC - 4.0 5 x TC - 4.0 1.25 x TC - 4.0 1.25 x TC - 3.7 3.25 x TC - 4.2 4.5 x TC - 4.5 4.75 x TC - 4.3 3.75 x TC - 4.3 0.5 x TC - 4.5 3.5 x TC - 4.0 1.25 x TC - 4.3 4.5 x TC - 4.0 3.25 x TC - 5.7
0.75 x TC - 1.5 0.25 x TC
6.0 --
Notes:
5. 6.
The number of wait states for Page mode access is specified in the DRAM Control Register. The refresh period is specified in the DRAM Control Register. The asynchronous delays specified in the expressions are valid for the DSP56311. All the timings are calculated for the worst case. Some of the timings are better for specific cases (for example, tPC equals 3 x TC for read-after-read or write-after-write sequences). An expressions is used to calculate the maximum or minimum value listed, as appropriate. BRW[1-0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access. RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is tOFF and not tGZ.
2-16
AC Electrical Characteristics
RAS 136 131 CAS 137 140 141 A[0-17] Row Add Column Address 151 145 WR 146 RD 155 150 149 D[0-23] Data Out Data Out Data Out 156 148 Column Address 144 147 142 Last Column Address 139 138 135
Figure 2-13. DRAM Page Mode Write Accesses
RAS 136 131 CAS 137 140 Row Add Column Address 139 141 Column Address 143 WR 133 153 RD 154 D[0-23] Data In Data In 134 132 152 138 142 Last Column Address 135
A[0-17]
Data In
Figure 2-14. DRAM Page Mode Read Accesses 2-17
AC Electrical Characteristics
DRAM Type (tRAC ns)
Note:
This figure should be used for primary selection. For exact and detailed timings, see the following tables.
100
80
70
60
50 40 66 80 100 120 11 Wait States 15 Wait States
Chip Frequency (MHz)
4 Wait States 8 Wait States
Figure 2-15. DRAM Out-of-Page Wait State Selection Guide Table 2-11. DRAM Out-of-Page and Refresh Timings, Eleven Wait States1,2
No.
157 158 159 160 161 162 163 164 165 166 167 168 169 170
Characteristics
Random read or write cycle time RAS assertion to data valid (read) CAS assertion to data valid (read) Column address valid to data valid (read) CAS deassertion to data not valid (read hold time) RAS deassertion to RAS assertion RAS assertion pulse width CAS assertion to RAS deassertion RAS assertion to CAS deassertion CAS assertion pulse width RAS assertion to CAS assertion RAS assertion to column address valid CAS deassertion to RAS assertion CAS deassertion pulse width
Symbol
tRC tRAC tCAC tAA tOFF tRP tRAS tRSH tCSH tCAS tRCD tRAD tCRP tCP
Expression3
12 x TC 6.25 x TC - 7.0 3.75 x TC - 7.0 4.5 x TC - 7.0
100 MHz Unit Min
120.0 -- -- -- 0.0
Max
-- 55.5 30.5 38.0 -- -- -- -- -- -- 29.0 21.5 -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns
4.25 x TC - 4.0 7.75 x TC - 4.0 5.25 x TC - 4.0 6.25 x TC - 4.0 3.75 x TC - 4.0 2.5 x TC 4.0 1.75 x TC 4.0 5.75 x TC - 4.0 4.25 x TC - 6.0
38.5 73.5 48.5 58.5 33.5 21.0 13.5 53.5 36.5
2-18
AC Electrical Characteristics
Table 2-11. DRAM Out-of-Page and Refresh Timings, Eleven Wait States1,2 (Continued)
No.
171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195
Characteristics
Row address valid to RAS assertion RAS assertion to row address not valid Column address valid to CAS assertion CAS assertion to column address not valid RAS assertion to column address not valid Column address valid to RAS deassertion WR deassertion to CAS assertion CAS deassertion to WR4 assertion RAS deassertion to WR4 assertion CAS assertion to WR deassertion RAS assertion to WR deassertion WR assertion pulse width WR assertion to RAS deassertion WR assertion to CAS deassertion Data valid to CAS assertion (write) CAS assertion to data not valid (write) RAS assertion to data not valid (write) WR assertion to CAS assertion CAS assertion to RAS assertion (refresh) RAS deassertion to CAS assertion (refresh) RD assertion to RAS deassertion RD assertion to data valid RD deassertion to data not valid5 WR assertion to data active WR deassertion to data high impedance 1. 2. 3. 4. 5.
Symbol
tASR tRAH tASC tCAH tAR tRAL tRCS tRCH tRRH tWCH tWCR tWP tRWL tCWL tDS tDH tDHR tWCS tCSR tRPC tROH tGA tGZ
Expression3
4.25 x TC - 4.0 1.75 x TC - 4.0 0.75 x TC - 4.0 5.25 x TC - 4.0 7.75 x TC - 4.0 6 x TC - 4.0 3.0 x TC - 4.0 1.75 x TC - 3.7 0.25 x TC - 2.0 5 x TC - 4.2 7.5 x TC - 4.2 11.5 x TC - 4.5 11.75 x TC - 4.3 10.25 x TC - 4.3 5.75 x TC - 4.0 5.25 x TC - 4.0 7.75 x TC - 4.0 6.5 x TC - 4.3 1.5 x TC - 4.0 2.75 x TC - 4.0 11.5 x TC - 4.0 10 x TC - 7.0
100 MHz Unit Min
38.5 13.5 3.5 48.5 73.5 56.0 26.0 13.8 0.5 45.8 70.8 110.5 113.2 98.2 53.5 48.5 73.5 60.7 11.0 23.5 111.0 -- 0.0
Max
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 93.0 -- -- 2.5 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
0.75 x TC - 1.5 0.25 x TC
6.0 --
Notes:
The number of wait states for an out-of-page access is specified in the DRAM Control Register. The refresh period is specified in the DRAM Control Register. Use the expression to compute the maximum or minimum value listed (or both if the expression includes ). Either tRCH or tRRH must be satisfied for read cycles. RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is tOFF and not tGZ.
2-19
AC Electrical Characteristics
Table 2-12. DRAM Out-of-Page and Refresh Timings, Fifteen Wait States1,2
No.
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195
Characteristics
Random read or write cycle time RAS assertion to data valid (read) CAS assertion to data valid (read) Column address valid to data valid (read) CAS deassertion to data not valid (read hold time) RAS deassertion to RAS assertion RAS assertion pulse width CAS assertion to RAS deassertion RAS assertion to CAS deassertion CAS assertion pulse width RAS assertion to CAS assertion RAS assertion to column address valid CAS deassertion to RAS assertion CAS deassertion pulse width Row address valid to RAS assertion RAS assertion to row address not valid Column address valid to CAS assertion CAS assertion to column address not valid RAS assertion to column address not valid Column address valid to RAS deassertion WR deassertion to CAS assertion CAS deassertion to WR4 assertion RAS deassertion to WR4 assertion
Symbol
tRC tRAC tCAC tAA tOFF tRP tRAS tRSH tCSH tCAS tRCD tRAD tCRP tCP tASR tRAH tASC tCAH tAR tRAL tRCS tRCH tRRH tWCH tWCR tWP tRWL tCWL tDS tDH tDHR tWCS tCSR tRPC tROH tGA tGZ
Expression3
16 x TC 8.25 x TC - 5.7 4.75 x TC - 5.7 5.5 x TC - 5.7 0.0 6.25 x TC - 4.0 9.75 x TC - 4.0 6.25 x TC - 4.0 8.25 x TC - 4.0 4.75 x TC - 4.0 3.5 x TC 2 2.75 x TC 2 7.75 x TC - 4.0 6.25 x TC - 6.0 6.25 x TC - 4.0 2.75 x TC - 4.0 0.75 x TC - 4.0 6.25 x TC - 4.0 9.75 x TC - 4.0 7 x TC - 4.0 5 x TC - 3.8 1.75 x TC - 3.7 0.25 x TC - 2.0 6 x TC - 4.2 9.5 x TC - 4.2 15.5 x TC - 4.5 15.75 x TC - 4.3 14.25 x TC - 4.3 8.75 x TC - 4.0 6.25 x TC - 4.0 9.75 x TC - 4.0 9.5 x TC - 4.3 1.5 x TC - 4.0 4.75 x TC - 4.0 15.5 x TC - 4.0 14 x TC - 5.7 0.75 x TC - 1.5 0.25 x TC
100 MHz Unit Min
160.0 -- -- -- 0.0 58.5 93.5 58.5 78.5 43.5 33.0 25.5 73.5 56.5 58.5 23.5 3.5 58.5 93.5 66.0 46.2 13.8 0.5 55.8 90.8 150.5 153.2 138.2 83.5 58.5 93.5 90.7 11.0 43.5 151.0 -- 0.0 6.0 --
Max
-- 76.8 41.8 49.3 -- -- -- -- -- -- 37.0 29.5 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 134.3 -- -- 2.5 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
CAS assertion to WR deassertion RAS assertion to WR deassertion WR assertion pulse width WR assertion to RAS deassertion WR assertion to CAS deassertion Data valid to CAS assertion (write) CAS assertion to data not valid (write) RAS assertion to data not valid (write) WR assertion to CAS assertion CAS assertion to RAS assertion (refresh) RAS deassertion to CAS assertion (refresh) RD assertion to RAS deassertion RD assertion to data valid RD deassertion to data not valid5 WR assertion to data active WR deassertion to data high impedance
2-20
AC Electrical Characteristics
Table 2-12. DRAM Out-of-Page and Refresh Timings, Fifteen Wait States1,2 (Continued)
No.
Notes: 1. 2. 3. 4. 5.
Characteristics
Symbol
Expression3
100 MHz Unit Min Max
The number of wait states for an out-of-page access is specified in the DRAM Control Register. The refresh period is specified in the DRAM Control Register. Use the expression to compute the maximum or minimum value listed (or both if the expression includes ). Either tRCH or tRRH must be satisfied for read cycles. RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is tOFF and not tGZ.
157 162 165 RAS 163 162
167 169 168 170 166 164
CAS 171 173 174 175 A[0-17] Row Address 172 177 191 WR 160 159 RD 158 192 161 D[0-23] Data In 193 178 179 Column Address 176
Figure 2-16. DRAM Out-of-Page Read Access
2-21
AC Electrical Characteristics
157 162 RAS 165 163 162
167 169 170 CAS 173 171 172 168
164
166
174 176 Column Address 181 175 188 180 182
A[0-17]
Row Address
WR 184
183 RD 185 194 D[0-23] Data Out
187 186 195
Figure 2-17. DRAM Out-of-Page Write Access
157 162 RAS 190 170 CAS 177 WR 189 165 162 163
Figure 2-18. DRAM Refresh Access 2-22
AC Electrical Characteristics
2.5.5.3 Asynchronous Bus Arbitration Timings
Table 2-13. Asynchronous Bus Timings
150 MHz No.
250 251
Characteristics
BB assertion window from BG input deassertion. Delay from BB assertion to BG assertion 1. 2. 3.
Expression Min
2.5 x Tc + 5 2 x Tc + 5 -- 18.3
Unit Max
22 -- ns ns
Notes:
Bit 13 in the Operating Mode Register must be set to enable Asynchronous Arbitration mode. At 150 MHz, Asynchronous Arbitration mode is recommended. To guarantee timings 250 and 251, it is recommended that you assert non-overlapping BG inputs to different DSP56300 devices (on the same bus), as shown in Figure 2-19, where BG1 is the BG signal for one DSP56300 device while BG2 is the BG signal for a second DSP56300 device.
BG1
BB 250
BG2
251
250+251
Figure 2-19. Asynchronous Bus Arbitration Timing The asynchronous bus arbitration is enabled by internal synchronization circuits on BG and BB inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a DSP56300 part may assume mastership and assert BB, for some time after BG is deasserted. This is the reason for timing 250. Once BB is asserted, there is a synchronization delay from BB assertion to the time this assertion is exposed to other DSP56300 components that are potential masters on the same bus. If BG input is asserted before that time, and BG is asserted and BB is deasserted, another DSP56300 component may assume mastership at the same time. Therefore, some non-overlap period between one BG input active to another BG input active is required. Timing 251 ensures that overlaps are avoided.
2-23
AC Electrical Characteristics
2.5.6 Host Interface Timing
Table 2-14. Host Interface Timings1,2,12
No.
317 318 319
Characteristic10
Read data strobe assertion width5 HACK assertion width Read data strobe deassertion width5 HACK deassertion width Read data strobe deassertion width5 after "Last Data Register" reads8,11, or between two consecutive CVR, ICR, or ISR reads3 HACK deassertion width after "Last Data Register" reads8,11 Write data strobe assertion width6 Write data strobe deassertion width8 HACK write deassertion width * after ICR, CVR and "Last Data Register" writes * after IVR writes, or after TXH:TXM:TXL writes (with HLEND= 0), or after TXL:TXM:TXH writes (with HLEND = 1)
150 MHz Expression Min
TC + 6.5 13.1 6.5 2.5 x TC + 4.4 20.8
Unit Max
-- -- -- ns ns ns
320 321
8.7
--
ns
2.5 x TC + 4.4
20.8 10.9
-- --
ns ns
322 323 324 325 326
HAS assertion width HAS deassertion to data strobe assertion
4
6.5 0.0 deassertion6
6
-- -- -- -- --
ns ns ns ns ns
Host data input set-up time before write data strobe
6.5 2.2 2.2
Host data input hold time after write data strobe deassertion Read data strobe assertion to output data active from high impedance5 HACK assertion to output data active from high impedance Read data strobe assertion to output data valid5 HACK assertion to output data valid
327 328 329 330 331 332 333 334 335 336
-- -- 2.2 TC + 6.5 13.1 6.5 --
16.5 6.5 -- -- -- 13.0 -- -- --
ns ns ns ns ns ns ns ns ns
Read data strobe deassertion to output data high impedance5 HACK deassertion to output data high impedance Output data hold time after read data strobe deassertion5 Output data hold time after HACK deassertion HCS assertion to read data strobe deassertion5 HCS assertion to write data strobe HCS assertion to output data valid HCS hold time after data strobe deassertion
4
deassertion6
0.0 3.0 2.2
Address (HAD[0-7]) set-up time before HAS deassertion (HMUX=1) Address (HAD[0-7]) hold time after HAS deassertion (HMUX=1) HA[8-10] (HMUX=1), HA[0-2] (HMUX=0), HR/W set-up time before data strobe assertion4 * Read * Write HA[8-10] (HMUX=1), HA[0-2] (HMUX=0), HR/W hold time after data strobe deassertion4
0 3.0 2.2
-- -- --
ns ns ns
337
2-24
AC Electrical Characteristics
Table 2-14. Host Interface Timings1,2,12 (Continued)
No.
338 339 340 341
Characteristic10
Delay from read data strobe deassertion to host request assertion for "Last Data Register" read5, 7, 8 Delay from write data strobe deassertion to host request assertion for "Last Data Register" write6, 7, 8 Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=0)4, 7, 8 Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=1, open drain host request)4, 7, 8, 9 1. 2.
150 MHz Expression Min
TC + 3.5 1.5 x TC + 3.5 10.1 13.4 -- --
Unit Max
-- -- 13.0 300.0 ns ns ns ns
Notes:
See the Programmer's Model section in the chapter on the HI08 in the DSP56311 User's Manual. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable. 3. This timing is applicable only if two consecutive reads from one of these registers are executed. 4. The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the Single Data Strobe mode. 5. The read data strobe is HRD in the Dual Data Strobe mode and HDS in the Single Data Strobe mode. 6. The write data strobe is HWR in the Dual Data Strobe mode and HDS in the Single Data Strobe mode. 7. The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode. 8. The "Last Data Register" is the register at address $7, which is the last location to be read or written in data transfers. This is RXL/TXL in the Big Endian mode (HLEND = 0; HLEND is the Interface Control Register bit 7--ICR[7]), or RXH/TXH in the Little Endian mode (HLEND = 1). 9. In this calculation, the host request signal is pulled up by a 4.7 k resistor in the Open-drain mode. 10. VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF 11. This timing is applicable only if a read from the "Last Data Register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal. 12. After the external host writes a new value to the ICR, the HI08 is ready for operation after three DSP clock cycles (3 x Tc).
317 HACK 327 326 H[0-7] HREQ 329 328
318
Figure 2-20. Host Interrupt Vector Register (IVR) Read Timing Diagram
2-25
AC Electrical Characteristics
HA[2-0] 336 330 HCS 336 HRW 317 HDS 318 328 332 327 326 H[7-0] 340 341 HREQ (single host request) HRRQ (double host request) 338 329 319 337 337 333
Figure 2-21. Read Timing Diagram, Non-Multiplexed Bus, Single Data Strobe
HA[2-0] 336 330 HCS 337 333
317 HRD 318 328 332 327 326 H[7-0] 340 341 HREQ (single host request) HRRQ (double host request) 338 329 319
Figure 2-22. Read Timing Diagram, Non-Multiplexed Bus, Double Data Strobe
2-26
AC Electrical Characteristics
HA[2-0] 336 331 HCS 336 HRW 320 HDS 321 324 325 H[7-0] 340 341 HREQ (single host request) HTRQ (double host request) 339 337 337 333
Figure 2-23. Write Timing Diagram, Non-Multiplexed Bus, Single Data Strobe
HA[2-0] 336 331 HCS 337 333
320 HWR 321 324 325 H[7-0] 340 341 HREQ (single host request) HTRQ (double host request) 339
Figure 2-24. Write Timing Diagram, Non-Multiplexed Bus, Double Data Strobe
2-27
AC Electrical Characteristics
,
HA[10-8] 322 HAS 336 336 337
323 337
HRW 317 HDS 334 335 327 328 329 HAD[7-0] Address 326 340 341 HREQ (single host request) HRRQ (double host request) 338 Data 318 319
Figure 2-25. Read Timing Diagram, Multiplexed Bus, Single Data Strobe
HA[10-8] 322 HAS 336 337
323 317
HRD 334 335 327 328 329 HAD[7-0] Address 326 340 HREQ (single host request) HRRQ (double host request) 341 338 Data 318 319
Figure 2-26. Read Timing Diagram, Multiplexed Bus, Double Data Strobe
2-28
AC Electrical Characteristics
HA[10-8] 322 HAS 336 HRW 320 HDS 334 335 HAD[7-0] Address Data 340 341 HREQ (single host request) HTRQ (double host request) 339 324 321 325 336 337
323 337
Figure 2-27. Write Timing Diagram, Multiplexed Bus, Single Data Strobe
,
HA[10-8] 322 HAS 336 337
323 320
HWR 334 335 HAD[7-0] Address Data 340 341 HREQ (single host request) HTRQ (double host request) 339 324 321 325
Figure 2-28. Write Timing Diagram, Multiplexed Bus, Double Data Strobe
2-29
AC Electrical Characteristics
2.5.7 SCI Timing
Table 2-15. SCI Timings
No.
400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415
Characteristics1
Synchronous clock cycle Clock low period Clock high period Output data set-up to clock falling edge (internal clock) Output data hold after clock rising edge (internal clock) Input data set-up time before clock rising edge (internal clock) Input data not valid before clock rising edge (internal clock) Clock falling edge to output data valid (external clock) Output data hold after clock rising edge (external clock) Input data set-up time before clock rising edge (external clock) Input data hold time after clock rising edge (external clock) Asynchronous clock cycle Clock low period Clock high period Output data set-up to clock rising edge (internal clock) Output data hold after clock rising edge (internal clock) 1. 2. 3.
150 MHz Symbol
tSCC2
Expression Min
8 x TC tSCC/2 - 10.0 tSCC/2 - 10.0 tSCC/4 + 0.5 x TC -10.0 tSCC/4 - 0.5 x TC tSCC/4 + 0.5 x TC + 25.0 tSCC/4 + 0.5 x TC - 5.5 53.3 16.7 16.7 6.7 10.0 41.7 -- -- TC + 8.0 14.7 0.0 9.0
Unit Max
-- -- -- -- -- -- 11.5 32.0 -- -- -- -- -- -- -- -- ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
tACC3
64 x TC tACC/2 - 10.0 tACC/2 - 10.0 tACC/2 - 30.0 tACC/2 - 30.0
427.0 203.5 203.5 183.5 183.5
Notes:
VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF tSCC = synchronous clock cycle time (for internal clock, tSCC is determined by the SCI clock control register and TC). tACC = asynchronous clock cycle time; value given for 1X Clock mode (for internal clock, tACC is determined by the SCI clock control register and TC).
2-30
AC Electrical Characteristics
400 401 SCLK (Output) 403 TXD Data Valid 405 406 RXD Data Valid 404 402
a) Internal Clock
400 401 SCLK (Input) 407 TXD 409 RXD Data Valid Data Valid 410 408 402
b) External Clock Figure 2-29. SCI Synchronous Mode Timing
411 412 1X SCLK (Output) 414 TXD Data Valid 415 413
Figure 2-30. SCI Asynchronous Mode Timing
2-31
AC Electrical Characteristics
2.5.8 ESSI0/ESSI1 Timing
Table 2-16. ESSI Timings
No.
430 431 Clock cycle1 Clock high period * For internal clock * For external clock Clock low period * For internal clock * For external clock RXC rising edge to FSR out (bit-length) high RXC rising edge to FSR out (bit-length) low RXC rising edge to FSR out (word-length-relative) high2 RXC rising edge to FSR out (word-length-relative) low2 RXC rising edge to FSR out (word-length) high RXC rising edge to FSR out (word-length) low Data in set-up time before RXC (SCK in Synchronous mode) falling edge Data in hold time after RXC falling edge FSR input (bl, wr) high before RXC falling edge2 FSR input (wl) high before RXC falling edge FSR input hold time after RXC falling edge Flags input set-up before RXC falling edge Flags input hold time after RXC falling edge TXC rising edge to FST out (bit-length) high TXC rising edge to FST out (bit-length) low TXC rising edge to FST out (word-length-relative) high2 TXC rising edge to FST out (word-length-relative) low2
Characteristics4, 6
150 MHz Symbol
tSSICC
Expression Min Max
6 x TC 8 x TC 4 x TC - 10.0 3 x TC 4 x TC - 10.0 3 x TC 40.0 53.4 16.7 20.0 16.7 20.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 37.0 22.0 37.0 22.0 39.0
CondUnit ition5
x ck i ck ns
ns
ns ns ns ns
432
433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449
x ck i ck a x ck i ck a x ck i ck a x ck i ck a x ck i ck a x ck i ck a x ck i ck x ck i ck x ck i ck a x ck i ck a x ck i ck a x ck i ck s x ck i ck s x ck i ck x ck i ck x ck i ck x ck i ck
ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
37.0
39.0
37.0
36.0 21.0 37.0 22.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- 29.0 15.0 31.0 17.0 31.0 17.0 33.0 19.0
10.0
19.0 5.0 3.0 1.0 23.0
3.5
23.0 3.0 0.0
5.5
19.0 6.0 0.0 -- -- -- -- -- -- -- --
2-32
AC Electrical Characteristics
Table 2-16. ESSI Timings (Continued)
No.
450 451 452 453 454 455 456 457 458 459 460 461 462
Characteristics4, 6
TXC rising edge to FST out (word-length) high TXC rising edge to FST out (word-length) low TXC rising edge to data out enable from high impedance TXC rising edge to Transmitter #0 drive enable assertion TXC rising edge to data out valid TXC rising edge to data out high impedance3 TXC rising edge to Transmitter #0 drive enable deassertion3 FST input (bl, wr) set-up time before TXC falling edge2 FST input (wl) to data out enable from high impedance FST input (wl) to Transmitter #0 drive enable assertion FST input (wl) set-up time before TXC falling edge FST input hold time after TXC falling edge Flag output valid after TXC rising edge 1. 2.
150 MHz Symbol Expression Min Max
-- -- -- -- -- -- -- -- 35 + 0.5 x TC -- -- -- -- -- -- 2.0 21.0 -- -- 30.0 16.0 31.0 17.0 31.0 17.0 34.0 20.0 38.4 21.0 31.0 16.0 34.0 20.0 -- -- 27.0 31.0 -- -- -- -- 32.0 18.0
CondUnit ition5
x ck i ck x ck i ck x ck i ck x ck i ck x ck i ck x ck i ck x ck i ck x ck i ck -- -- x ck i ck x ck i ck x ck i ck ns ns ns ns ns ns ns ns ns ns ns ns ns
2.5
21.0 4.0 0.0 -- --
Notes:
3. 4. 5.
6.
For the internal clock, the external clock cycle is defined by the instruction cycle time (timing 7 in Table 2-5 on page 2-6) and the ESSI Control Register. The word-length-relative frame sync signal waveform operates the same way as the bit-length frame sync signal waveform, but spreads from one serial clock before the first bit clock (same as the Bit Length Frame Sync signal) until the one before last bit clock of the first word in the frame. Periodically sampled and not 100 percent tested VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF TXC (SCK Pin) = Transmit Clock RXC (SC0 or SCK Pin) = Receive Clock FST (SC2 Pin) = Transmit Frame Sync FSR (SC1 or SC2 Pin) Receive Frame Sync i ck = Internal Clock; x ck = External Clock i ck a = Internal Clock, Asynchronous Mode (asynchronous implies that TXC and RXC are two different clocks) i ck s = Internal Clock, Synchronous Mode (synchronous implies that TXC and RXC are the same clock)
2-33
AC Electrical Characteristics
430 431 TXC (Input/ Output) 446 FST (Bit) Out 450 FST (Word) Out 454 452 Data Out 459 Transmitter #0 Drive Enable 457 461 FST (Bit) In 453 456 First Bit Last Bit 454 455 451 447 432
458 460 FST (Word) In 462 Flags Out Note: In Network mode, output flag transitions can occur at the start of each time slot within the frame. In Normal mode, the output flag state is asserted for the entire frame period. See Note 461
Figure 2-31. ESSI Transmitter Timing
2-34
AC Electrical Characteristics
430 431 RXC (Input/ Output) 433 FSR (Bit) Out 437 FSR (Word) Out 439 Data In 441 FSR (Bit) In 442 FSR (Word) In 444 Flags In 445 443 443 First Bit Last Bit 440 438 434 432
Figure 2-32. ESSI Receiver Timing
2.5.9 Timer Timing
Table 2-17. Timer Timing
150 MHz No.
480 481 Note:
Characteristics
Expression Min Max
-- -- 2 x TC + 2.0 2 x TC + 2.0 15.4 15.4
Unit
ns ns
TIO Low TIO High
VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF
TIO 480 481
Figure 2-33. TIO Timer Event Input Restrictions
2-35
AC Electrical Characteristics
2.5.10 CONSIDERATIONS FOR GPIO USE
2.5.10.1 Operating Frequency of 100 MHz or Less
Table 2-18. GPIO Timing
100 MHz No. Characteristics Expression Min
490 CLKOUT edge to GPIO out valid (GPIO out delay time) 491 CLKOUT edge to GPIO out not valid (GPIO out hold time) 492 GPIO In valid to CLKOUT edge (GPIO in set-up time) 493 CLKOUT edge to GPIO in not valid (GPIO in hold time) 494 Fetch to CLKOUT edge before GPIO change Note: VCC = 3.3 V 0.3 V; TJ = -40C to +100 C, CL = 50 pF Minimum: 6.75 x TC -- 0.0 8.5 0.0 67.5
Unit Max
8.5 -- -- -- -- ns ns ns ns ns
CLKOUT (Output) 490 491 GPIO (Output) 492 GPIO (Input) Valid 493
A[0-17] 494 Fetch the instruction MOVE X0,X:(R0); X0 contains the new value of GPIO and R0 contains the address of the GPIO data register.
Figure 2-34. GPIO Timing
2-36
AC Electrical Characteristics
2.5.10.2 With an Operating Frequency above 100 MHz
The following considerations can be helpful when GPIO is used for output or input with an operating frequency above 100 MHz (that is, when CLKOUT is not available). * GPIO as Output: -- The time from fetch of the instruction that changes the GPIO pin to the actual change is seven core clock cycles. This is true, assuming that the instruction is a one-cycle instruction and that there are no pipeline stalls or any other pipeline delays. -- The maximum rise or fall time of a GPIO pin is 13 ns (TTL levels, assuming that the maximum of 50 pF load limit is met). * GPIO as Input--GPIO inputs are not synchronized with the core clock. When only one GPIO bit is polled, this lack of synchronization presents no problem, since the read value can be either the previous value or the new value of the corresponding GPIO pin. However, there is the risk of reading an intermediate state if: -- Two or more GPIO bits are treated as a coupled group (for example, four possible status states encoded in two bits). -- The read operation occurs during a simultaneous change of GPIO pins (for example, the change of 00 to 11 may happen through an intermediate state of 01 or 10). Therefore, when GPIO bits are read, the recommended practice is to poll continuously until two consecutive read operations have identical results.
2-37
AC Electrical Characteristics
2.5.11 JTAG Timing
Table 2-19. JTAG Timing
All frequencies No.
500 501 502 503 504 505 506 507 508 509 510 511 512 513 Notes:
Characteristics Min
TCK frequency of operation TCK cycle time in Crystal mode TCK clock pulse width measured at 1.5 V TCK rise and fall times Boundary scan input data set-up time Boundary scan input data hold time TCK low to output data valid TCK low to output high impedance TMS, TDI data set-up time TMS, TDI data hold time TCK low to TDO data valid TCK low to TDO high impedance TRST assert time TRST set-up time to TCK low 1. 2. 0.0 45.0 20.0 0.0 5.0 24.0 0.0 0.0 5.0 25.0 0.0 0.0 100.0 40.0
Unit Max
22.0 -- -- 3.0 -- -- 40.0 40.0 -- -- 44.0 44.0 -- -- MHz ns ns ns ns ns ns ns ns ns ns ns ns ns
VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF All timings apply to OnCE module data transfers because it uses the JTAG port as an interface.
501 502 TCK (Input) VIH 503 VM VIL 503 502 VM
Figure 2-35. Test Clock Input Timing Diagram
2-38
AC Electrical Characteristics
TCK (Input)
VIH VIL 504 505
Data Inputs 506 Data Outputs 507 Data Outputs 506 Data Outputs
Input Data Valid
Output Data Valid
Output Data Valid
Figure 2-36. Boundary Scan (JTAG) Timing Diagram
VIH VIL 508 TDI TMS (Input) 510 TDO (Output) 511 TDO (Output) 510 TDO (Output) Output Data Valid Output Data Valid Input Data Valid 509
TCK (Input)
Figure 2-37. Test Access Port Timing Diagram
TCK (Input) 513 TRST (Input) 512
Figure 2-38. TRST Timing Diagram 2-39
AC Electrical Characteristics
2.5.12 OnCE Module TimIng
Table 2-20. OnCE Module Timing
150 MHz No.
500 514 515 516 Note:
Characteristics
TCK frequency of operation DE assertion time in order to enter Debug mode Response time when DSP56311 is executing NOP instructions from internal memory Debug acknowledge assertion time
Expression Min
Max 22.0 MHz 1.5 x TC + 10.0 5.5 x TC + 30.0 3 x TC + 5.0 0.0 20.0 -- 25.0
Unit Max
22.0 -- 67.0 -- MHz ns ns ns
VCCQH = 3.3 V 0.3 V, VCC = 1.8 V 0.1 V; TJ = -40C to +100 C, CL = 50 pF
DE 514 515 516
Figure 2-39. OnCE--Debug Request
2-40
Chapter 3
Packaging
3.1 Pin-Out and Package
This section provides diagrams of the package pin-outs and tables showing how the signals described in Chapter 1 are allocated for the package. The DSP56311 is available in a 196-pin Molded Array Process-Ball Grid Array (MAP-BGA) package.
3-1
MAP-BGA Package Description
3.2 MAP-BGA Package Description
Top and bottom views of the MAP-BGA package are shown in Figure 3-1 and Figure 3-2 with their pin-outs.
Top View
1 A NC 2 SC11 3 TMS 4 TDO 5 IRQB 6 D23 7 VCCD 8 D19 9 D16 10 D14 11 D11 12 D9 13 D7 14 NC
B
SRD1
SC12
TDI
TRST
IRQD
D21
D20
D17
D15
D13
D10
D8
D5
NC
C
SC02
STD1
TCK
IRQA
IRQC
D22
VCCQL
D18
VCCD
D12
VCCD
D6
D3
D4
D
PINIT
SC01
DE
GND
GND
GND
GND
GND
GND
GND
GND
D1
D2
VCCD
E
STD0
VCCS
SRD0
GND
GND
GND
GND
GND
GND
GND
GND
A17
A16
D0
F
RXD
SC10
SC00
GND
GND
GND
GND
GND
GND
GND
GND
VCCQH
A14
A15
G
SCK1
SCLK
TXD
GND
GND
GND
GND
GND
GND
GND
GND
A13
VCCQL
A12
H
VCCQH
VCCQL
SCK0
GND
GND
GND
GND
GND
GND
GND
GND
VCCA
A10
A11
J
HACK
HRW
HDS
GND
GND
GND
GND
GND
GND
GND
GND
A8
A7
A9
K
VCCS
HREQ
TIO2
GND
GND
GND
GND
GND
GND
GND
GND
VCCA
A5
A6
L
HCS
TIO1
TIO0
GND
GND
GND
GND
GND
GND
GND
GND
VCCA
A3
A4
M
HA1
HA2
HA0
VCCH
H0
VCCP
VCCQH
EXTAL
CLKOUT
BCLK
WR
RD
A1
A2
N
H6
H7
H4
H2
RESET GNDP
AA3
CAS
VCCQL
BCLK
BR
VCCC
AA0
A0
P
NC
H5
H3
H1
PCAP
GNDP1
AA2
XTAL
VCCC
TA
BB
AA1
BG
NC
Figure 3-1. DSP56311 MAP-BGA Package, Top View
3-2
MAP-BGA Package Description
Bottom View
14 NC 13 D7 12 D9 11 D11 10 D14 9 D16 8 D19 7 VCCD 6 D23 5 IRQB 4 TDO 3 TMS 2 SC11 1 NC A
NC
D5
D8
D10
D13
D15
D17
D20
D21
IRQD
TRST
TDI
SC12
SRD1
B
D4
D3
D6
VCCD
D12
VCCD
D18
VCCQL
D22
IRQC
IRQA
TCK
STD1
SC02
C
VCCD
D2
D1
GND
GND
GND
GND
GND
GND
GND
GND
DE
SC01
PINIT
D
D0
A16
A17
GND
GND
GND
GND
GND
GND
GND
GND
SRD0
VCCS
STD0
E
A15
A14
VCCQH
GND
GND
GND
GND
GND
GND
GND
GND
SC00
SC10
RXD
F
A12
VCCQL
A13
GND
GND
GND
GND
GND
GND
GND
GND
TXD
SCLK
SCK1
G
A11
A10
VCCA
GND
GND
GND
GND
GND
GND
GND
GND
SCK0
VCCQL
VCCQH
H
A9
A7
A8
GND
GND
GND
GND
GND
GND
GND
GND
HDS
HRW
HACK J
A6
A5
VCCA
GND
GND
GND
GND
GND
GND
GND
GND
TIO2
HREQ
VCCS
K
A4
A3
VCCA
GND
GND
GND
GND
GND
GND
GND
GND
TIO0
TIO1
HCS
L
A2
A1
RD
WR
BCLK
CLKOUT EXTAL
VCCQH
VCCP
H0
VCCH
HA0
HA2
HA1
M
A0
AA0
VCCC
BR
BCLK
VCCQL
CAS
AA3
GNDP
RESET
H2
H4
H7
H6
N
NC
BG
AA1
BB
TA
VCCC
XTAL
AA2
GNDP1
PCAP
H1
H3
H5
NC
P
Figure 3-2. DSP56311 MAP-BGA Package, Bottom View
3-3
MAP-BGA Package Description
Table 3-1. Signal List by Ball Number
Ball No.
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11
Signal Name
Not Connected (NC), reserved SC11 or PD1 TMS TDO MODB/IRQB D23 VCCD D19 D16 D14 D11 D9 D7 NC SRD1 or PD4 SC12 or PD2 TDI TRST MODD/IRQD D21 D20 D17 D15 D13 D10
Ball No.
B12 B13 B14 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 D1 D2 D3 D4 D5 D6 D7 D8 D8 D5 NC
Signal Name
Ball No.
D9 D10 D11 D12 D13 D14 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 F1 F2 F3 F4 F5 GND GND GND D1 D2 VCCD
Signal Name
SC02 or PC2 STD1 or PD5 TCK MODA/IRQA MODC/IRQC D22 VCCQL D18 VCCD D12 VCCD D6 D3 D4 PINIT/NMI SC01 or PC1 DE GND GND GND GND GND
STD0 or PC5 VCCS SRD0 or PC4 GND GND GND GND GND GND GND GND A17 A16 D0 RXD or PE0 SC10 or PD0 SC00 or PC0 GND GND
3-4
MAP-BGA Package Description
Table 3-1. Signal List by Ball Number (Continued)
Ball No.
F6 F7 F8 F9 F10 F11 F12 F13 F14 G1 G2 G3 G4 G5 G6 G7 G8 G9 G10 G11 G12 G13 G14 H1 H2 GND GND GND GND GND GND VCCQH A14 A15 SCK1 or PD3 SCLK or PE2 TXD or PE1 GND GND GND GND GND GND GND GND A13 VCCQL A12 VCCQH VCCQL
Signal Name
Ball No.
H3 H4 H5 H6 H7 H8 H9 H10 H11 H12 H13 H14 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13
Signal Name
SCK0 or PC3 GND GND GND GND GND GND GND GND VCCA A10 A11 HACK/HACK, HRRQ/HRRQ, or PB15 HRW, HRD/HRD, or PB11 HDS/HDS, HWR/HWR, or PB12 GND GND GND GND GND GND GND GND A8 A7
Ball No.
J14 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12 K13 K14 L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 A9 VCCS
Signal Name
HREQ/HREQ, HTRQ/HTRQ, or PB14 TIO2 GND GND GND GND GND GND GND GND VCCA A5 A6 HCS/HCS, HA10, or PB13 TIO1 TIO0 GND GND GND GND GND GND GND
3-5
MAP-BGA Package Description
Table 3-1. Signal List by Ball Number (Continued)
Ball No.
L11 L12 L13 L14 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 Notes: GND VCCA A3 A4 HA1, HA8, or PB9 HA2, HA9, or PB10 HA0, HAS/HAS, or PB8 VCCH H0, HAD0, or PB0 VCCP VCCQH EXTAL CLKOUT2 BCLK WR RD 1.
2
Signal Name
Ball No.
M13 M14 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 A1 A2
Signal Name
Ball No.
P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 NC
Signal Name
H5, HAD5, or PB5 H3, HAD3, or PB3 H1, HAD1, or PB1 PCAP GNDP1 AA2/RAS2 XTAL VCCC TA BB AA1/RAS1 BG NC
H6, HAD6, or PB6 H7, HAD7, or PB7 H4, HAD4, or PB4 H2, HAD2, or PB2 RESET GNDP AA3/RAS3 CAS VCCQL BCLK BR VCCC AA0/RAS0 A0
2
2.
Signal names are based on configured functionality. Most connections supply a single signal. Some connections provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some connections have two or more configurable functions; names assigned to these connections indicate the function for a specific configuration. For example, connection N2 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin. Unlike in the TQFP package, most of the GND pins are connected internally in the center of the connection array and act as heat sink for the chip. Therefore, except for GNDP and GNDP1 that support the PLL, other GND signals do not support individual subsystems in the chip. CLKOUT, BCLK, and BCLK are available only if the operating frequency is 100 MHz.
3-6
MAP-BGA Package Description
Table 3-2. Signal List by Signal Name
Signal Name
A0 A1 A10 A11 A12 A13 A14 A15 A16 A17 A2 A3 A4 A5 A6 A7 A8 A9 AA0 AA1 AA2 AA3 BB BCLK BCLK BG
Ball No.
N14 M13 H13 H14 G14 G12 F13 F14 E13 E12 M14 L13 L14 K13 K14 J13 J12 J14 N13 P12 P7 N7 P11 M10 N10 P13
Signal Name
BR CAS CLKOUT D0 D1 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D2 D20 D21 D22 D23 D3 D4 D5 D6 D7 D8
Ball No.
N11 N8 M9 E14 D12 B11 A11 C10 B10 A10 B9 A9 B8 C8 A8 D13 B7 B6 C6 A6 C13 C14 B13 C12 A13 B12
Signal Name
D9 DE EXTAL GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
Ball No.
A12 D3 M8 D4 D5 D6 D7 D8 D9 D10 D11 E4 E5 E6 E7 E8 E9 E10 E11 F4 F5 F6 F7 F8 F9 F10
3-7
MAP-BGA Package Description
Table 3-2. Signal List by Signal Name (Continued)
Signal Name
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
Ball No.
F11 G4 G5 G6 G7 G8 G9 G10 G11 H4 H5 H6 H7 H8 H9 H10 H11 J4 J5 J6 J7 J8 J9 J10 J11
Signal Name
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GNDP GNDP1 H0 H1 H2 H3 H4 H5 H6
Ball No.
K4 K5 K6 K7 K8 K9 K10 K11 L4 L5 L6 L7 L8 L9 L10 L11 N6 P6 M5 P4 N4 P3 N3 P2 N2
Signal Name
H7 HA0 HA1 HA10 HA2 HA8 HA9 HACK/HACK HAD0 HAD1 HAD2 HAD3 HAD4 HAD5 HAD6 HAD7 HAS/HAS HCS/HCS HDS/HDS HRD/HRD HREQ/HREQ HRRQ/HRRQ HRW HTRQ/HTRQ HWR/HWR
Ball No.
N2 M3 M1 L1 M2 M1 M2 J1 M5 P4 N4 P3 N3 P2 N1 N2 M3 L1 J3 J2 K2 J1 J2 K2 J3
3-8
MAP-BGA Package Description
Table 3-2. Signal List by Signal Name (Continued)
Signal Name
IRQA IRQB IRQC IRQD MODA MODB MODC MODD NC NC NC NC NC NMI PB0 PB1 PB10 PB11 PB12 PB13 PB14 PB15 PB2 PB3 PB4 PB5 PB6 PB7 PB8 PB9 PC0 PC1 PC2
Ball No.
C4 A5 C5 B5 C4 A5 C5 B5 A1 A14 B14 P1 P14 D1 M5 P4 M2 J2 J3 L1 K2 J1 N4 P3 N3 P2 N1 N2 M3 M1 F3 D2 C1
Signal Name
PC3 PC4 PC5 PCAP PD0 PD1 PD2 PD3 PD4 PD5 PE0 PE1 PE2 PINIT RAS0 RAS1 RAS2 RAS3 RD RESET RXD SC00 SC01 SC02 SC10 SC11 SC12 SCK0 SCK1 SCLK SRD0 SRD1 STD0
Ball No.
H3 E3 E1 P5 F2 A2 B2 G1 B1 C2 F1 G3 G2 D1 N13 P12 P7 N7 M12 N5 F1 F3 D2 C1 F2 A2 B2 H3 G1 G2 E3 B1 E1
Signal Name
STD1 TA TCK TDI TDO TIO0 TIO1 TIO2 TMS TRST TXD VCCA VCCA VCCA VCCC VCCC VCCD VCCD VCCD VCCD VCCH VCCP VCCQH VCCQH VCCQH VCCQL VCCQL VCCQL VCCQL VCCS VCCS WR XTAL
Ball No.
C2 P10 C3 B3 A4 L3 L2 K3 A3 B4 G3 H12 K12 L12 N12 P9 A7 C9 C11 D14 M4 M6 F12 H1 M7 C7 G13 H2 N9 E2 K1 M11 P8
3-9
MAP-BGA Package Mechanical Drawing
3.3 MAP-BGA Package Mechanical Drawing
Figure 3-3. DSP56311 Mechanical Information, 196-pin MAP-BGA Package
3-10
Chapter 4
Design Considerations
4.1 Thermal Design Considerations
An estimate of the chip junction temperature, TJ, in C can be obtained from this equation:
Equation 1: TJ = T A + ( P D x R JA )
Where: TA RJA PD = = = ambient temperature C package junction-to-ambient thermal resistance C/W power dissipation in package
Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance, as in this equation:
Equation 2: R JA = RJC + R CA
Where: RJA RJC RCA = = = package junction-to-ambient thermal resistance C/W package junction-to-case thermal resistance C/W package case-to-ambient thermal resistance C/W
RJC is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, RCA. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB) or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90 percent of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool. The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimates obtained from RJA do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.
4-1
Electrical Design Considerations
A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages. * To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. * To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case. * If the temperature of the package case (TT) is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation (T J - TT)/PD. As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or JT, has been defined to be (TJ - TT)/PD. This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.
4.2 Electrical Design Considerations
CAUTION
This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or VCC).
4-2
Electrical Design Considerations
Use the following list of recommendations to ensure correct DSP operation. * Provide a low-impedance path from the board power supply to each VCC pin on the DSP and from the board ground to each GND pin. * Use at least four 0.01-0.1 F bypass capacitors for the core and PLL power and six 0.01-0.1 F bypass capacitors for I/O power positioned as closely as possible to the four sides of the package to connect the VCC power source to GND. * Ensure that capacitor leads and associated printed circuit traces that connect to the chip VCC and GND pins are less than 0.5 inch per capacitor lead. * Use at least a four-layer PCB with two inner layers for VCC and GND. * Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended. * Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the VCC and GND circuits. * All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE). * Take special care to minimize noise levels on the VCCP, GNDP, and GNDP1 pins. * The following pins must be asserted during power-up: RESET and TRST. A stable EXTAL signal should be supplied before deassertion of RESET. If the VCC reaches the required level before EXTAL is stable or other "required RESET duration" conditions are met (see Table 2-7), the device circuitry can be in an uninitialized state that may result in significant power consumption and heat-up. Designs should minimize this condition to the shortest possible duration. * Ensure that during power-up, and throughout the DSP56311 operation, VCCQH is always higher or equal to the VCC voltage level. * If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices. * The Port A data bus (D[0-23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up resistors (such as an MPC8260), the recommended resistor value is 10 K or less. If more than one DSP must be connected in parallel to the other device, the pull-up resistor value requirement changes as follows: -- 2 DSPs = 7 K or less -- 3 DSPs = 4 K or less -- 4 DSPs = 3 K or less -- 5 DSPs = 2 K or less -- 6 DSPs = 1.5 K or less
4-3
Power Consumption Considerations
4.3 Power Consumption Considerations
Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes. Current consumption is described by this formula:
Equation 3: I = C x V x f
Where: C V f = = = node/pin capacitance voltage swing frequency of node/pin toggle Example 4-1. Current Consumption
For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in Equation 4.
Equation 4:
I = 50 x 10
- 12
x 3.3 x 33 x 10 = 5.48 mA
6
The maximum internal current (ICCImax) value reflects the typical possible switching of the internal buses on best-case operation conditions--not necessarily a real application case. The typical internal current (ICCItyp) value reflects the average switching of the internal buses on typical operating conditions. Perform the following steps for applications that require very low current consumption: 1. 2. 3. 4. 5. 6. 7. Set the EBD bit when you are not accessing external memory. Minimize external memory accesses, and use internal memory accesses. Minimize the number of pins that are switching. Minimize the capacitive load on the pins. Connect the unused inputs to pull-up or pull-down resistors. Disable unused peripherals. Disable unused pin activity (for example, CLKOUT, XTAL).
One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in Appendix A. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.
Equation 5: I MIPS = I MHz = ( I typF2 - I typF1 ) ( F2 - F1 )
Where: ItypF2 ItypF1 F2 F1 Note: = = = = current at F2 current at F1 high frequency (any specified operating frequency) low frequency (any specified operating frequency lower than F2)
F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.
4-4
PLL Performance Issues
4.4 PLL Performance Issues
The following explanations should be considered as general observations on expected PLL behavior. There is no test that replicates these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.
4.4.1 Phase Skew Performance
The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature and voltage ranges. As defined in Figure 2-2, External Clock Timing, on page 2-5 for input frequencies greater than 15 MHz and the MF 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.
4.4.2 Phase Jitter Performance
The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF 4, this jitter is less than 0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than 2 ns.
4.4.3 Frequency Jitter Performance
The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5 percent. For mid-range MF (10 < MF < 500) this jitter is between 0.5 percent and approximately 2 percent. For large MF (MF > 500), the frequency jitter is 2-3 percent.
4.5 Input (EXTAL) Jitter Requirements
The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.
4-5
Input (EXTAL) Jitter Requirements
4-6
Appendix A
Power Consumption Benchmark
The following benchmark program evaluates DSP56311 power use in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.
;************************************************************************** ;************************************************************************** ;* * ;* CHECKS Typical Power Consumption * ;* * ;************************************************************************** page 200,55,0,0,0 nolist I_VEC EQU START EQU INT_PROG INT_XDAT INT_YDAT $000000; Interrupt vectors for program debug only $8000; MAIN (external) program starting address EQU $100 ; INTERNAL program memory starting address EQU $0; INTERNAL X-data memory starting address EQU $0; INTERNAL Y-data memory starting address
INCLUDE "ioequ.asm" INCLUDE "intequ.asm" list org ; movep #$0243FF,x:M_BCR ;; BCR: Area 3 = 2 w.s (SRAM) ; Default: 2w.s (SRAM) ; movep #$0d0000,x:M_PCTL ; XTAL disable ; PLL enable ; CLKOUT disable ; ; Load the program ; move #INT_PROG,r0 move #PROG_START,r1 do #(PROG_END-PROG_START),PLOAD_LOOP move p:(r1)+,x0 move x0,p:(r0)+ nop PLOAD_LOOP ; ; Load the X-data ; move #INT_XDAT,r0 move #XDAT_START,r1 do #(XDAT_END-XDAT_START),XLOAD_LOOP move p:(r1)+,x0 move x0,x:(r0)+ XLOAD_LOOP ; ; Load the Y-data ; move #INT_YDAT,r0 move #YDAT_START,r1 do #(YDAT_END-YDAT_START),YLOAD_LOOP move p:(r1)+,x0 move x0,y:(r0)+ YLOAD_LOOP ; jmp PROG_START move move move move ; clr INT_PROG #$0,r0 #$0,r4 #$3f,m0 #$3f,m4 a P:START
A-1
Power Consumption Benchmark
clr move move move move bset ; sbr dor mac mac add mac mac move
b #$0,x0 #$0,x1 #$0,y0 #$0,y1 #4,omr
; ebd y:(r4)+,y1 y:(r4)+,y0 y:(r4)+,y0
#60,_end x0,y0,a x:(r0)+,x1 x1,y1,a x:(r0)+,x0 a,b x0,y0,a x:(r0)+,x1 x1,y1,a b1,x:$ff sbr
_end bra nop nop nop nop PROG_END nop nop XDAT_START ; org dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc
x:0 $262EB9 $86F2FE $E56A5F $616CAC $8FFD75 $9210A $A06D7B $CEA798 $8DFBF1 $A063D6 $6C6657 $C2A544 $A3662D $A4E762 $84F0F3 $E6F1B0 $B3829 $8BF7AE $63A94F $EF78DC $242DE5 $A3E0BA $EBAB6B $8726C8 $CA361 $2F6E86 $A57347 $4BE774 $8F349D $A1ED12 $4BFCE3 $EA26E0 $CD7D99 $4BA85E $27A43F $A8B10C $D3A55 $25EC6A $2A255B $A5F1F8 $2426D1 $AE6536 $CBBC37 $6235A4 $37F0D $63BEC2 $A5E4D3 $8CE810 $3FF09 $60E50E $CFFB2F $40753C $8262C5 $CA641A
A-2
Power Consumption Benchmark
dc dc dc dc dc dc dc dc dc dc XDAT_END YDAT_START ; org dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc YDAT_END
$EB3B4B $2DA928 $AB6641 $28A7E6 $4E2127 $482FD4 $7257D $E53C72 $1A8C3 $E27540
y:0 $5B6DA $C3F70B $6A39E8 $81E801 $C666A6 $46F8E7 $AAEC94 $24233D $802732 $2E3C83 $A43E00 $C2B639 $85A47E $ABFDDF $F3A2C $2D7CF5 $E16A8A $ECB8FB $4BED18 $43F371 $83A556 $E1E9D7 $ACA2C4 $8135AD $2CE0E2 $8F2C73 $432730 $A87FA9 $4A292E $A63CCF $6BA65C $E06D65 $1AA3A $A1B6EB $48AC48 $EF7AE1 $6E3006 $62F6C7 $6064F4 $87E41D $CB2692 $2C3863 $C6BC60 $43A519 $6139DE $ADF7BF $4B3E8C $6079D5 $E0F5EA $8230DB $A3B778 $2BFE51 $E0A6B6 $68FFB7 $28F324 $8F2E8D $667842 $83E053 $A1FD90 $6B2689 $85B68E $622EAF $6162BC $E4A245
;**************************************************************************
A-3
Power Consumption Benchmark
; ; EQUATES for DSP56311 I/O registers and ports ; ; Last update: June 11 1995 ; ;************************************************************************** page opt ioequ ident 132,55,0,0,0 mex 1,0
;-----------------------------------------------------------------------; ; EQUATES for I/O Port Programming ; ;-----------------------------------------------------------------------; Register Addresses ; ; ; ; Host port GPIO data Register Host port GPIO direction Register Port C Control Register Port C Direction Register ; Port C GPIO Data Register ; Port D Control register ; Port D Direction Data Register ; Port D GPIO Data Register ; Port E Control register ; Port E Direction Register ; Port E Data Register ; OnCE GDB Register
M_HDR EQU $FFFFC9 M_HDDR EQU $FFFFC8 M_PCRC EQU $FFFFBF M_PRRC EQU $FFFFBE M_PDRC EQU $FFFFBD M_PCRD EQU $FFFFAF M_PRRD EQU $FFFFAE M_PDRD EQU $FFFFAD M_PCRE EQU $FFFF9F M_PRRE EQU $FFFF9E M_PDRE EQU $FFFF9D M_OGDB EQU $FFFFFC
;-----------------------------------------------------------------------; ; EQUATES for Host Interface ; ;-----------------------------------------------------------------------; Register Addresses ; ; ; ; Host Control Register Host Status Register Host Polarity Control Register Host Base Address Register ; Host Receive Register ; Host Transmit Register
M_HCR EQU $FFFFC2 M_HSR EQU $FFFFC3 M_HPCR EQU $FFFFC4 M_HBAR EQU $FFFFC5 M_HRX EQU $FFFFC6 M_HTX EQU $FFFFC7
; HCR bits definition M_HRIE EQU $0 ; Host Receive interrupts Enable M_HTIE EQU $1 ; Host Transmit Interrupt Enable M_HCIE EQU $2 ; Host Command Interrupt Enable M_HF2 EQU $3 ; Host Flag 2 M_HF3 EQU $4 ; Host Flag 3 ; HSR bits definition M_HRDF EQU $0 ; Host Receive Data Full M_HTDE EQU $1 ; Host Receive Data Empty M_HCP EQU $2 ; Host Command Pending M_HF0 EQU $3 ; Host Flag 0 M_HF1 EQU $4 ; Host Flag 1 ; HPCR bits definition M_HGEN EQU $0 ; Host Port GPIO Enable M_HA8EN EQU $1 ; Host Address 8 Enable M_HA9EN EQU $2 ; Host Address 9 Enable M_HCSEN EQU $3 ; Host Chip Select Enable M_HREN EQU $4 ; Host Request Enable M_HAEN EQU $5 ; Host Acknowledge Enable M_HEN EQU $6 ; Host Enable M_HOD EQU $8 ; Host Request Open Drain mode M_HDSP EQU $9 ; Host Data Strobe Polarity M_HASP EQU $A ; Host Address Strobe Polarity M_HMUX EQU $B ; Host Multiplexed bus select M_HD_HS EQU $C ; Host Double/Single Strobe select M_HCSP EQU $D ; Host Chip Select Polarity M_HRP EQU $E ; Host Request Polarity M_HAP EQU $F ; Host Acknowledge Polarity
A-4
Power Consumption Benchmark
;-----------------------------------------------------------------------; ; EQUATES for Serial Communications Interface (SCI) ; ;-----------------------------------------------------------------------; Register Addresses SCI Transmit Data Register (high) SCI Transmit Data Register (middle) SCI Transmit Data Register (low) SCI Receive Data Register (high) SCI Receive Data Register (middle) SCI Receive Data Register (low) ; SCI Transmit Address Register ; SCI Control Register ; SCI Status Register ; SCI Clock Control Register ; ; ; ; ; ;
M_STXH EQU $FFFF97 M_STXM EQU $FFFF96 M_STXL EQU $FFFF95 M_SRXH EQU $FFFF9A M_SRXM EQU $FFFF99 M_SRXL EQU $FFFF98 M_STXA EQU $FFFF94 M_SCR EQU $FFFF9C M_SSR EQU $FFFF93 M_SCCR EQU $FFFF9B ;
SCI Control Register Bit Flags ; Word Select Mask (WDS0-WDS3) ; Word Select 0 ; Word Select 1 ; Word Select 2 ; SCI Shift Direction ; Send Break ; Wakeup Mode Select ; Receiver Wakeup Enable ; Wired-OR Mode Select ; SCI Receiver Enable ; SCI Transmitter Enable ; Idle Line Interrupt Enable ; SCI Receive Interrupt Enable ; SCI Transmit Interrupt Enable ; Timer Interrupt Enable ; Timer Interrupt Rate ; SCI Clock Polarity ; SCI Error Interrupt Enable (REIE)
M_WDS EQU $7 M_WDS0 EQU 0 M_WDS1 EQU 1 M_WDS2 EQU 2 M_SSFTD EQU 3 M_SBK EQU 4 M_WAKE EQU 5 M_RWU EQU 6 M_WOMS EQU 7 M_SCRE EQU 8 M_SCTE EQU 9 M_ILIE EQU 10 M_SCRIE EQU 11 M_SCTIE EQU 12 M_TMIE EQU 13 M_TIR EQU 14 M_SCKP EQU 15 M_REIE EQU 16 ;
SCI Status Register Bit Flags 0 1 2 3 ; ; ; ; ; Transmitter Empty ; Transmit Data Register Empty ; Receive Data Register Full ; Idle Line Flag Overrun Error Flag Parity Error Framing Error Flag Received Bit 8 (R8) Address
M_TRNE EQU M_TDRE EQU M_RDRF EQU M_IDLE EQU M_OR EQU 4 M_PE EQU 5 M_FE EQU 6 M_R8 EQU 7 ;
SCI Clock Control Register ; Clock Divider Mask (CD0-CD11) ; Clock Out Divider ; Clock Prescaler ; Receive Clock Mode Source Bit ; Transmit Clock Source Bit
M_CD EQU $FFF M_COD EQU 12 M_SCP EQU 13 M_RCM EQU 14 M_TCM EQU 15
;-----------------------------------------------------------------------; ; EQUATES for Synchronous Serial Interface (SSI) ; ;-----------------------------------------------------------------------; ; Register Addresses Of SSI0 M_TX00 EQU $FFFFBC ; SSI0 Transmit Data Register 0 M_TX01 EQU $FFFFBB ; SSIO Transmit Data Register 1 M_TX02 EQU $FFFFBA ; SSIO Transmit Data Register 2 M_TSR0 EQU $FFFFB9 ; SSI0 Time Slot Register M_RX0 EQU $FFFFB8 ; SSI0 Receive Data Register M_SSISR0 EQU $FFFFB7 ; SSI0 Status Register M_CRB0 EQU $FFFFB6 ; SSI0 Control Register B M_CRA0 EQU $FFFFB5 ; SSI0 Control Register A M_TSMA0 EQU $FFFFB4 ; SSI0 Transmit Slot Mask Register A M_TSMB0 EQU $FFFFB3 ; SSI0 Transmit Slot Mask Register B M_RSMA0 EQU $FFFFB2 ; SSI0 Receive Slot Mask Register A M_RSMB0 EQU $FFFFB1 ; SSI0 Receive Slot Mask Register B
A-5
Power Consumption Benchmark
; Register Addresses Of SSI1 M_TX10 EQU $FFFFAC ; SSI1 Transmit Data Register 0 M_TX11 EQU $FFFFAB ; SSI1 Transmit Data Register 1 M_TX12 EQU $FFFFAA ; SSI1 Transmit Data Register 2 M_TSR1 EQU $FFFFA9 ; SSI1 Time Slot Register M_RX1 EQU $FFFFA8 ; SSI1 Receive Data Register M_SSISR1 EQU $FFFFA7 ; SSI1 Status Register M_CRB1 EQU $FFFFA6 ; SSI1 Control Register B M_CRA1 EQU $FFFFA5 ; SSI1 Control Register A M_TSMA1 EQU $FFFFA4 ; SSI1 Transmit Slot Mask Register A M_TSMB1 EQU $FFFFA3 ; SSI1 Transmit Slot Mask Register B M_RSMA1 EQU $FFFFA2 ; SSI1 Receive Slot Mask Register A M_RSMB1 EQU $FFFFA1 ; SSI1 Receive Slot Mask Register B ; SSI Control Register A Bit Flags ; Prescale Modulus Select Mask (PM0-PM7) ; Prescaler Range ; Frame Rate Divider Control Mask (DC0-DC7) ; Alignment Control (ALC) ; Word Length Control Mask (WL0-WL7) ; Select SC1 as TR #0 drive enable (SSC1)
M_PM EQU $FF M_PSR EQU 11 M_DC EQU $1F000 M_ALC EQU 18 M_WL EQU $380000 M_SSC1 EQU 22 ;
SSI Control Register B Bit Flags ; Serial Output Flag Mask ; Serial Output Flag 0 ; Serial Output Flag 1 ; Serial Control Direction Mask ; Serial Control 0 Direction ; Serial Control 1 Direction ; Serial Control 2 Direction ; Clock Source Direction ; Shift Direction ; Frame Sync Length Mask (FSL0-FSL1) ; Frame Sync Length 0 ; Frame Sync Length 1 ; Frame Sync Relative Timing ; Frame Sync Polarity ; Clock Polarity ; Sync/Async Control ; SSI Mode Select ; SSI Transmit enable Mask ; SSI Transmit #2 Enable ; SSI Transmit #1 Enable ; SSI Transmit #0 Enable ; SSI Receive Enable ; SSI Transmit Interrupt Enable ; SSI Receive Interrupt Enable ; SSI Transmit Last Slot Interrupt Enable ; SSI Receive Last Slot Interrupt Enable ; SSI Transmit Error Interrupt Enable ; SI Receive Error Interrupt Enable
M_OF EQU $3 M_OF0 EQU 0 M_OF1 EQU 1 M_SCD EQU $1C M_SCD0 EQU 2 M_SCD1 EQU 3 M_SCD2 EQU 4 M_SCKD EQU 5 M_SHFD EQU 6 M_FSL EQU $180 M_FSL0 EQU 7 M_FSL1 EQU 8 M_FSR EQU 9 M_FSP EQU 10 M_CKP EQU 11 M_SYN EQU 12 M_MOD EQU 13 M_SSTE EQU $1C000 M_SSTE2 EQU 14 M_SSTE1 EQU 15 M_SSTE0 EQU 16 M_SSRE EQU 17 M_SSTIE EQU 18 M_SSRIE EQU 19 M_STLIE EQU 20 M_SRLIE EQU 21 M_STEIE EQU 22 M_SREIE EQU 23 ;
SSI Status Register Bit Flags ; Serial Input Flag Mask ; Serial Input Flag 0 ; Serial Input Flag 1 ; Transmit Frame Sync Flag ; Receive Frame Sync Flag ; Transmitter Underrun Error FLag ; Receiver Overrun Error Flag ; Transmit Data Register Empty ; Receive Data Register Full
M_IF EQU $3 M_IF0 EQU 0 M_IF1 EQU 1 M_TFS EQU 2 M_RFS EQU 3 M_TUE EQU 4 M_ROE EQU 5 M_TDE EQU 6 M_RDF EQU 7 ;
SSI Transmit Slot Mask Register A ; SSI Transmit Slot Bits Mask A (TS0-TS15)
M_SSTSA EQU $FFFF ;
SSI Transmit Slot Mask Register B ; SSI Transmit Slot Bits Mask B (TS16-TS31)
M_SSTSB EQU $FFFF ;
SSI Receive Slot Mask Register A ; SSI Receive Slot Bits Mask A (RS0-RS15)
M_SSRSA EQU $FFFF ;
SSI Receive Slot Mask Register B ; SSI Receive Slot Bits Mask B (RS16-RS31)
M_SSRSB EQU $FFFF
A-6
Power Consumption Benchmark
;-----------------------------------------------------------------------; ; EQUATES for Exception Processing ; ;-----------------------------------------------------------------------; Register Addresses ; Interrupt Priority Register Core ; Interrupt Priority Register Peripheral
M_IPRC EQU $FFFFFF M_IPRP EQU $FFFFFE ;
Interrupt Priority Register Core (IPRC) ; IRQA Mode Mask ; IRQA Mode Interrupt Priority Level (low) ; IRQA Mode Interrupt Priority Level (high) ; IRQA Mode Trigger Mode ; IRQB Mode Mask ; IRQB Mode Interrupt Priority Level (low) ; IRQB Mode Interrupt Priority Level (high) ; IRQB Mode Trigger Mode ; IRQC Mode Mask ; IRQC Mode Interrupt Priority Level (low) ; IRQC Mode Interrupt Priority Level (high) ; IRQC Mode Trigger Mode ; IRQD Mode Mask ; IRQD Mode Interrupt Priority Level (low) ; IRQD Mode Interrupt Priority Level (high) ; IRQD Mode Trigger Mode ; DMA0 Interrupt priority Level Mask ; DMA0 Interrupt Priority Level (low) ; DMA0 Interrupt Priority Level (high) ; DMA1 Interrupt Priority Level Mask ; DMA1 Interrupt Priority Level (low) ; DMA1 Interrupt Priority Level (high) ; DMA2 Interrupt priority Level Mask ; DMA2 Interrupt Priority Level (low) ; DMA2 Interrupt Priority Level (high) ; DMA3 Interrupt Priority Level Mask ; DMA3 Interrupt Priority Level (low) ; DMA3 Interrupt Priority Level (high) ; DMA4 Interrupt priority Level Mask ; DMA4 Interrupt Priority Level (low) ; DMA4 Interrupt Priority Level (high) ; DMA5 Interrupt priority Level Mask ; DMA5 Interrupt Priority Level (low) ; DMA5 Interrupt Priority Level (high)
M_IAL EQU $7 M_IAL0 EQU 0 M_IAL1 EQU 1 M_IAL2 EQU 2 M_IBL EQU $38 M_IBL0 EQU 3 M_IBL1 EQU 4 M_IBL2 EQU 5 M_ICL EQU $1C0 M_ICL0 EQU 6 M_ICL1 EQU 7 M_ICL2 EQU 8 M_IDL EQU $E00 M_IDL0 EQU 9 M_IDL1 EQU 10 M_IDL2 EQU 11 M_D0L EQU $3000 M_D0L0 EQU 12 M_D0L1 EQU 13 M_D1L EQU $C000 M_D1L0 EQU 14 M_D1L1 EQU 15 M_D2L EQU $30000 M_D2L0 EQU 16 M_D2L1 EQU 17 M_D3L EQU $C0000 M_D3L0 EQU 18 M_D3L1 EQU 19 M_D4L EQU $300000 M_D4L0 EQU 20 M_D4L1 EQU 21 M_D5L EQU $C00000 M_D5L0 EQU 22 M_D5L1 EQU 23 ;
Interrupt Priority Register Peripheral (IPRP) ; Host Interrupt Priority Level Mask ; Host Interrupt Priority Level (low) ; Host Interrupt Priority Level (high) ; SSI0 Interrupt Priority Level Mask ; SSI0 Interrupt Priority Level (low) ; SSI0 Interrupt Priority Level (high) ; SSI1 Interrupt Priority Level Mask ; SSI1 Interrupt Priority Level (low) ; SSI1 Interrupt Priority Level (high) ; SCI Interrupt Priority Level Mask ; SCI Interrupt Priority Level (low) ; SCI Interrupt Priority Level (high) ; TIMER Interrupt Priority Level Mask ; TIMER Interrupt Priority Level (low) ; TIMER Interrupt Priority Level (high)
M_HPL EQU $3 M_HPL0 EQU 0 M_HPL1 EQU 1 M_S0L EQU $C M_S0L0 EQU 2 M_S0L1 EQU 3 M_S1L EQU $30 M_S1L0 EQU 4 M_S1L1 EQU 5 M_SCL EQU $C0 M_SCL0 EQU 6 M_SCL1 EQU 7 M_T0L EQU $300 M_T0L0 EQU 8 M_T0L1 EQU 9
;-----------------------------------------------------------------------; ; EQUATES for TIMER ; ;-----------------------------------------------------------------------; Register Addresses Of TIMER0 ; Timer 0 Control/Status Register
M_TCSR0 EQU $FFFF8F
A-7
Power Consumption Benchmark
M_TLR0 EQU $FFFF8E M_TCPR0 EQU $FFFF8D M_TCR0 EQU $FFFF8C ;
; TIMER0 Load Reg ; TIMER0 Compare Register ; TIMER0 Count Register
Register Addresses Of TIMER1 $FFFF8B $FFFF8A $FFFF89 $FFFF88 ; TIMER1 Control/Status Register ; TIMER1 Load Reg ; TIMER1 Compare Register ; TIMER1 Count Register
M_TCSR1 EQU M_TLR1 EQU M_TCPR1 EQU M_TCR1 EQU ;
Register Addresses Of TIMER2 $FFFF87 $FFFF86 $FFFF85 $FFFF84 $FFFF83 $FFFF82 ; ; ; ; ; ; TIMER2 Control/Status Register TIMER2 Load Reg TIMER2 Compare Register TIMER2 Count Register TIMER Prescaler Load Register TIMER Prescalar Count Register
M_TCSR2 EQU M_TLR2 EQU M_TCPR2 EQU M_TCR2 EQU M_TPLR EQU M_TPCR EQU ;
Timer Control/Status Register Bit Flags ; ; ; ; ; ; ; ; ; ; ; ; Timer Enable Timer Overflow Interrupt Enable Timer Compare Interrupt Enable Timer Control Mask (TC0-TC3) Inverter Bit Timer Restart Mode Direction Bit Data Input Data Output Prescaled Clock Enable Timer Overflow Flag Timer Compare Flag
M_TE EQU 0 M_TOIE EQU 1 M_TCIE EQU 2 M_TC EQU $F0 M_INV EQU 8 M_TRM EQU 9 M_DIR EQU 11 M_DI EQU 12 M_DO EQU 13 M_PCE EQU 15 M_TOF EQU 20 M_TCF EQU 21 ;
Timer Prescaler Register Bit Flags ; Prescaler Source Mask
M_PS EQU $600000 M_PS0 EQU 21 M_PS1 EQU 22 ; M_TC0 M_TC1 M_TC2 M_TC3
Timer Control Bits EQU 4 ; Timer EQU 5 ; Timer EQU 6 ; Timer EQU 7 ; Timer
Control Control Control Control
0 1 2 3
;-----------------------------------------------------------------------; ; EQUATES for Direct Memory Access (DMA) ; ;-----------------------------------------------------------------------; M_DSTR M_DOR0 M_DOR1 M_DOR2 M_DOR3 ; M_DSR0 M_DDR0 M_DCO0 M_DCR0 ; M_DSR1 M_DDR1 M_DCO1 M_DCR1 ; Register Addresses Of DMA EQU FFFFF4 ; DMA Status Register EQU $FFFFF3 ; DMA Offset Register 0 EQU $FFFFF2 ; DMA Offset Register 1 EQU $FFFFF1 ; DMA Offset Register 2 EQU $FFFFF0 ; DMA Offset Register 3 Register Addresses Of DMA0 EQU EQU EQU EQU $FFFFEF $FFFFEE $FFFFED $FFFFEC ; ; ; ; DMA0 DMA0 DMA0 DMA0 Source Address Register Destination Address Register Counter Control Register
Register Addresses Of DMA1 EQU EQU EQU EQU $FFFFEB $FFFFEA $FFFFE9 $FFFFE8 ; ; ; ; DMA1 DMA1 DMA1 DMA1 Source Address Register Destination Address Register Counter Control Register
Register Addresses Of DMA2
M_DSR2 EQU $FFFFE7 ; DMA2 Source Address Register
A-8
Power Consumption Benchmark
M_DDR2 EQU $FFFFE6 ; DMA2 Destination Address Register M_DCO2 EQU $FFFFE5 ; DMA2 Counter M_DCR2 EQU $FFFFE4 ; DMA2 Control Register ; M_DSR3 M_DDR3 M_DCO3 M_DCR3 ; M_DSR4 M_DDR4 M_DCO4 M_DCR4 ; M_DSR5 M_DDR5 M_DCO5 M_DCR5 ; Register Addresses Of DMA4 EQU EQU EQU EQU $FFFFE3 $FFFFE2 $FFFFE1 $FFFFE0 ; ; ; ; DMA3 DMA3 DMA3 DMA3 Source Address Register Destination Address Register Counter Control Register
Register Addresses Of DMA4 EQU EQU EQU EQU $FFFFDF $FFFFDE $FFFFDD $FFFFDC ; ; ; ; DMA4 DMA4 DMA4 DMA4 Source Address Register Destination Address Register Counter Control Register
Register Addresses Of DMA5 EQU EQU EQU EQU $FFFFDB $FFFFDA $FFFFD9 $FFFFD8 ; ; ; ; DMA5 DMA5 DMA5 DMA5 Source Address Register Destination Address Register Counter Control Register
DMA Control Register
M_DSS EQU $3 ; DMA Source Space Mask (DSS0-Dss1) M_DSS0 EQU 0 ; DMA Source Memory space 0 M_DSS1 EQU 1 ; DMA Source Memory space 1 M_DDS EQU $C ; DMA Destination Space Mask (DDS-DDS1) M_DDS0 EQU 2 ; DMA Destination Memory Space 0 M_DDS1 EQU 3 ; DMA Destination Memory Space 1 M_DAM EQU $3f0 ; DMA Address Mode Mask (DAM5-DAM0) M_DAM0 EQU 4 ; DMA Address Mode 0 M_DAM1 EQU 5 ; DMA Address Mode 1 M_DAM2 EQU 6 ; DMA Address Mode 2 M_DAM3 EQU 7 ; DMA Address Mode 3 M_DAM4 EQU 8 ; DMA Address Mode 4 M_DAM5 EQU 9 ; DMA Address Mode 5 M_D3D EQU 10 ; DMA Three Dimensional Mode M_DRS EQU $F800; DMA Request Source Mask (DRS0-DRS4) M_DCON EQU 16 ; DMA Continuous Mode M_DPR EQU $60000; DMA Channel Priority M_DPR0 EQU 17 ; DMA Channel Priority Level (low) M_DPR1 EQU 18 ; DMA Channel Priority Level (high) M_DTM EQU $380000; DMA Transfer Mode Mask (DTM2-DTM0) M_DTM0 EQU 19 ; DMA Transfer Mode 0 M_DTM1 EQU 20 ; DMA Transfer Mode 1 M_DTM2 EQU 21 ; DMA Transfer Mode 2 M_DIE EQU 22 ; DMA Interrupt Enable bit M_DE EQU 23 ; DMA Channel Enable bit ; DMA Status Register Channel Transfer Done Status MASK (DTD0-DTD5) DMA Channel Transfer Done Status 0 DMA Channel Transfer Done Status 1 DMA Channel Transfer Done Status 2 DMA Channel Transfer Done Status 3 DMA Channel Transfer Done Status 4 DMA Channel Transfer Done Status 5 DMA Active State DMA Active Channel Mask (DCH0-DCH2) DMA Active Channel 0 DMA Active Channel 1 DMA Active Channel 2
M_DTD EQU $3F ; M_DTD0 EQU 0 ; M_DTD1 EQU 1 ; M_DTD2 EQU 2 ; M_DTD3 EQU 3 ; M_DTD4 EQU 4 ; M_DTD5 EQU 5 ; M_DACT EQU 8 ; M_DCH EQU $E00; M_DCH0 EQU 9 ; M_DCH1 EQU 10 ; M_DCH2 EQU 11 ;
;-----------------------------------------------------------------------; ; EQUATES for Enhanced Filter Co-Processor (EFCOP) ; ;-----------------------------------------------------------------------M_FDIR M_FDOR M_FKIR M_FCNT M_FCSR M_FACR EQU EQU EQU EQU EQU EQU $FFFFB0 $FFFFB1 $FFFFB2 $FFFFB3 $FFFFB4 $FFFFB5 ; ; ; ; ; ; EFCOP EFCOP EFCOP EFCOP EFCOP EFCOP Data Input Register Data Output Register K-Constant Register Filter Counter Control Status Register ALU Control Register
A-9
Power Consumption Benchmark
M_FDBA M_FCBA M_FDCH
EQU EQU EQU
$FFFFB6 $FFFFB7 $FFFFB8
; EFCOP Data Base Address ; EFCOP Coefficient Base Address ; EFCOP Decimation/Channel Register
;-----------------------------------------------------------------------; ; EQUATES for Phase Locked Loop (PLL) ; ;-----------------------------------------------------------------------; Register Addresses Of PLL ; PLL Control Register
M_PCTL EQU $FFFFFD ;
PLL Control Register
M_MF EQU $FFF : Multiplication Factor Bits Mask (MF0-MF11) M_DF EQU $7000 ; Division Factor Bits Mask (DF0-DF2) M_XTLR EQU 15 ; XTAL Range select bit M_XTLD EQU 16 ; XTAL Disable Bit M_PSTP EQU 17 ; STOP Processing State Bit M_PEN EQU 18 ; PLL Enable Bit M_PCOD EQU 19 ; PLL Clock Output Disable Bit M_PD EQU $F00000; PreDivider Factor Bits Mask (PD0-PD3)
;-----------------------------------------------------------------------; ; EQUATES for BIU ; ;-----------------------------------------------------------------------; Register Addresses Of BIU
M_BCR EQU $FFFFFB; Bus Control Register M_DCR EQU $FFFFFA; DRAM Control Register M_AAR0 EQU $FFFFF9; Address Attribute Register M_AAR1 EQU $FFFFF8; Address Attribute Register M_AAR2 EQU $FFFFF7; Address Attribute Register M_AAR3 EQU $FFFFF6; Address Attribute Register M_IDR EQU $FFFFF5 ; ID Register ; Bus Control Register
0 1 2 3
M_BA0W EQU $1F ; Area 0 Wait Control Mask (BA0W0-BA0W4) M_BA1W EQU $3E0; Area 1 Wait Control Mask (BA1W0-BA14) M_BA2W EQU $1C00; Area 2 Wait Control Mask (BA2W0-BA2W2) M_BA3W EQU $E000; Area 3 Wait Control Mask (BA3W0-BA3W3) M_BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4) M_BBS EQU 21 ; Bus State M_BLH EQU 22 ; Bus Lock Hold M_BRH EQU 23 ; Bus Request Hold ; DRAM Control Register
M_BCW EQU $3 ; In Page Wait States Bits Mask (BCW0-BCW1) M_BRW EQU $C ; Out Of Page Wait States Bits Mask (BRW0-BRW1) M_BPS EQU $300 ; DRAM Page Size Bits Mask (BPS0-BPS1) M_BPLE EQU 11 ; Page Logic Enable M_BME EQU 12 ; Mastership Enable M_BRE EQU 13 ; Refresh Enable M_BSTR EQU 14 ; Software Triggered Refresh M_BRF EQU $7F8000; Refresh Rate Bits Mask (BRF0-BRF7) M_BRP EQU 23 ; Refresh prescaler ; Address Attribute Registers
M_BAT EQU $3 ; Ext. Access Type and Pin Def. Bits Mask (BAT0-BAT1) M_BAAP EQU 2 ; Address Attribute Pin Polarity M_BPEN EQU 3 ; Program Space Enable M_BXEN EQU 4 ; X Data Space Enable M_BYEN EQU 5 ; Y Data Space Enable M_BAM EQU 6 ; Address Muxing M_BPAC EQU 7 ; Packing Enable M_BNC EQU $F00 ; Number of Address Bits to Compare Mask (BNC0-BNC3) M_BAC EQU $FFF000; Address to Compare Bits Mask (BAC0-BAC11)
A-10
Power Consumption Benchmark
;
control and status bits in SR
M_CP EQU $c00000; mask for CORE-DMA priority bits in SR M_CA EQU 0 ; Carry M_V EQU 1 ; Overflow M_Z EQU 2 ; Zero M_N EQU 3 ; Negative M_U EQU 4 ; Unnormalized M_E EQU 5 ; Extension M_L EQU 6 ; Limit M_S EQU 7 ; Scaling Bit M_I0 EQU 8 ; Interupt Mask Bit 0 M_I1 EQU 9 ; Interupt Mask Bit 1 M_S0 EQU 10 ; Scaling Mode Bit 0 M_S1 EQU 11 ; Scaling Mode Bit 1 M_SC EQU 13 ; Sixteen_Bit Compatibility M_DM EQU 14 ; Double Precision Multiply M_LF EQU 15 ; DO-Loop Flag M_FV EQU 16 ; DO-Forever Flag M_SA EQU 17 ; Sixteen-Bit Arithmetic M_CE EQU 19 ; Instruction Cache Enable M_SM EQU 20 ; Arithmetic Saturation M_RM EQU 21 ; Rounding Mode M_CP0 EQU 22 ; bit 0 of priority bits in SR M_CP1 EQU 23 ; bit 1 of priority bits in SR ; control and status bits in OMR M_CDP EQU $300 ; mask for CORE-DMA priority bits in OMR M_MA equ0 ; Operating Mode A M_MB equ1 ; Operating Mode B M_MC equ2 ; Operating Mode C M_MD equ3 ; Operating Mode D M_EBD EQU 4 ; External Bus Disable bit in OMR M_SD EQU 6 ; Stop Delay M_MS EQU 7 ; Memory Switch bit in OMR M_CDP0 EQU 8 ; bit 0 of priority bits in OMR M_CDP1 EQU 9 ; bit 1 of priority bits in OMR M_BEN EQU 10 ; Burst Enable M_TAS EQU 11 ; TA Synchronize Select M_BRT EQU 12 ; Bus Release Timing M_ATE EQU 15 ; Address Tracing Enable bit in OMR. M_XYS EQU 16 ; Stack Extension space select bit in OMR. M_EUN EQU 17 ; Extensed stack UNderflow flag in OMR. M_EOV EQU 18 ; Extended stack OVerflow flag in OMR. M_WRP EQU 19 ; Extended WRaP flag in OMR. M_SEN EQU 20 ; Stack Extension Enable bit in OMR.
;************************************************************************* ; ; EQUATES for DSP56311 interrupts ; ; Last update: June 11 1995 ; ;************************************************************************* page opt intequ ident 132,55,0,0,0 mex 1,0
if @DEF(I_VEC) ;leave user definition as is. else I_VEC EQU $0 endif ;-----------------------------------------------------------------------; Non-Maskable interrupts ;-----------------------------------------------------------------------I_RESET EQU I_VEC+$00 ; Hardware RESET I_STACK EQU I_VEC+$02 ; Stack Error I_ILL EQU I_VEC+$04 ; Illegal Instruction I_DBG EQU I_VEC+$06 ; Debug Request
A-11
Power Consumption Benchmark
I_TRAP EQU I_VEC+$08 I_NMI EQU I_VEC+$0A
; Trap ; Non Maskable Interrupt
;-----------------------------------------------------------------------; Interrupt Request Pins ;-----------------------------------------------------------------------I_IRQA EQU I_VEC+$10 ; IRQA I_IRQB EQU I_VEC+$12 ; IRQB I_IRQC EQU I_VEC+$14 ; IRQC I_IRQD EQU I_VEC+$16 ; IRQD ;-----------------------------------------------------------------------; DMA Interrupts ;-----------------------------------------------------------------------I_DMA0 EQU I_VEC+$18 ; DMA Channel 0 I_DMA1 EQU I_VEC+$1A ; DMA Channel 1 I_DMA2 EQU I_VEC+$1C ; DMA Channel 2 I_DMA3 EQU I_VEC+$1E ; DMA Channel 3 I_DMA4 EQU I_VEC+$20 ; DMA Channel 4 I_DMA5 EQU I_VEC+$22 ; DMA Channel 5 ;-----------------------------------------------------------------------; Timer Interrupts ;-----------------------------------------------------------------------I_TIM0C EQU I_VEC+$24 ; TIMER 0 compare I_TIM0OF EQU I_VEC+$26 ; TIMER 0 overflow I_TIM1C EQU I_VEC+$28 ; TIMER 1 compare I_TIM1OF EQU I_VEC+$2A ; TIMER 1 overflow I_TIM2C EQU I_VEC+$2C ; TIMER 2 compare I_TIM2OF EQU I_VEC+$2E ; TIMER 2 overflow ;-----------------------------------------------------------------------; ESSI Interrupts ;-----------------------------------------------------------------------I_SI0RD EQU I_VEC+$30 ; ESSI0 Receive Data I_SI0RDE EQU I_VEC+$32 ; ESSI0 Receive Data w/ exception Status I_SI0RLS EQU I_VEC+$34 ; ESSI0 Receive last slot I_SI0TD EQU I_VEC+$36 ; ESSI0 Transmit data I_SI0TDE EQU I_VEC+$38 ; ESSI0 Transmit Data w/ exception Status I_SI0TLS EQU I_VEC+$3A ; ESSI0 Transmit last slot I_SI1RD EQU I_VEC+$40 ; ESSI1 Receive Data I_SI1RDE EQU I_VEC+$42 ; ESSI1 Receive Data w/ exception Status I_SI1RLS EQU I_VEC+$44 ; ESSI1 Receive last slot I_SI1TD EQU I_VEC+$46 ; ESSI1 Transmit data I_SI1TDE EQU I_VEC+$48 ; ESSI1 Transmit Data w/ exception Status I_SI1TLS EQU I_VEC+$4A ; ESSI1 Transmit last slot ;-----------------------------------------------------------------------; SCI Interrupts ;-----------------------------------------------------------------------I_SCIRD EQU I_VEC+$50 ; SCI Receive Data I_SCIRDE EQU I_VEC+$52 ; SCI Receive Data With Exception Status I_SCITD EQU I_VEC+$54 ; SCI Transmit Data I_SCIIL EQU I_VEC+$56 ; SCI Idle Line I_SCITM EQU I_VEC+$58 ; SCI Timer ;-----------------------------------------------------------------------; HOST Interrupts ;-----------------------------------------------------------------------I_HRDF EQU I_VEC+$60 ; Host Receive Data Full I_HTDE EQU I_VEC+$62 ; Host Transmit Data Empty I_HC EQU I_VEC+$64 ; Default Host Command ;----------------------------------------------------------------------; EFCOP Filter Interrupts ;----------------------------------------------------------------------I_FDIIE I_FDOIE EQU EQU I_VEC+$68 ; EFilter input buffer empty I_VEC+$6A ; EFilter output buffer full
;-----------------------------------------------------------------------; INTERRUPT ENDING ADDRESS ;-----------------------------------------------------------------------I_INTEND EQU I_VEC+$FF ; last address of interrupt vector space
A-12
Index
A
ac electrical characteristics 2-4 address bus 1-1 applications iv Page mode read accesses 2-17 wait states selection guide 2-14 write accesses 2-17 refresh access 2-22 DSP56300 Family Manual v DSP56311 block diagram i Technical Data v User's Manual v
B
benchmark test algorithm A-1 block diagram i bootstrap ROM iii Boundary Scan (JTAG Port) timing diagram 2-39 bus address 1-2 control 1-1 data 1-2 external address 1-5 external data 1-5 multiplexed 1-2 non-multiplexed 1-2
E
EFCOP interrupts A-12 electrical design considerations 4-2, 4-3 Enhanced Synchronous Serial Interface (ESSI) iii, 1-1, 1-2, 1-13, 1-14 receiver timing 2-35 transmitter timing 2-34 external address bus 1-5 external bus control 1-5, 1-6, 1-7 external clock operation 2-4 external data bus 1-5 external interrupt timing (negative edge-triggered) 2-10 external level-sensitive fast interrupt timing 2-9 external memory access (DMA Source) timing 2-11 External Memory Expansion Port 2-11 external memory expansion port 1-5
C
clock 1-1, 1-4 external 2-4 clocks internal 2-4 crystal oscillator circuits 2-5
D
data bus 1-1 data memory expansion iv Data Strobe (DS) 1-2 dc electrical characteristics 2-3 DE signal 1-18 Debug Event signal (DE signal) 1-18 Debug mode entering 1-18 external indication 1-18 Debug support iii design considerations electrical 4-2, 4-3 PLL 4-5 power consumption 4-4 thermal 4-1 documentation list v Double Data Strobe 1-2 DRAM controller iv out of page read access 2-21 wait states selection guide 2-18 write access 2-22
F
functional groups 1-2 functional signal groups 1-1
G
General-Purpose Input/Output (GPIO) iii, 1-2 ground 1-1, 1-3 PLL 1-3
H
Host Interface (HI08) iii, 1-1, 1-2, 1-9, 1-10, 1-11, 1-12 Host Port Control Register (HPCR) 1-10, 1-12 host port configuration 1-9 usage considerations 1-9 Index-1
Index
Host Port Control Register (HPCR) 1-10, 1-12 Host Request Double 1-2 Single 1-2 Host Request (HR) 1-2
read 2-26 write 2-27
O
off-chip memory iii OnCE module iii Debug request 2-40 on-chip DRAM controller iv On-Chip Emulation (OnCE) module interface 1-18 On-Chip Emulation module iii on-chip memory iii operating mode select timing 2-10 ordering information Back Cover
I
information sources v instruction cache iii internal clocks 2-4 interrupt and mode control 1-1, 1-8 interrupt control 1-8 interrupt timing 2-7 external level-sensitive fast 2-9 external negative edge-triggered 2-10 interrupts EFCOP A-12
P
package MAP-BGA description 3-2, 3-3, 3-10 Phase-Lock Loop (PLL) 1-1, 2-6 design considerations 4-5 performance issues 4-5 PLL 1-4 Port A 1-1, 1-5, 2-11 Port B 1-1, 1-2, 1-11 Port C 1-1, 1-2, 1-13 Port D 1-1, 1-2, 1-14 Port E 1-1 power 1-1, 1-2, 1-3 power consumption design considerations 4-4 power consumption benchmark test A-1 power management iv program memory expansion iv program RAM iii
J
Joint Test Action Group (JTAG) interface 1-18 JTAG iii JTAG Port reset timing diagram 2-39 timing 2-39 JTAG/OnCE Interface signals Debug Event signal (DE signal) 1-18 JTAG/OnCE port 1-1, 1-2
K
keeper circuit design considerations 4-3
M
MAP-BGA ball grid drawing (bottom) 3-3 ball grid drawing (top) 3-2 mechanical drawing 3-10 maximum ratings 2-1, 2-2 memory expansion port iii mode control 1-8 Mode select timing 2-7 multiplexed bus 1-2 multiplexed bus timings read 2-28 write 2-29
R
recovery from Stop state using IRQA 2-10 reset clock signals 1-4 interrupt signals 1-8 JTAG signals 1-18 mode control 1-8 OnCE signals 1-18 PLL signals 1-4 Reset timing 2-7, 2-9 ROM, bootstrap iii
N
non-multiplexed bus 1-2 non-multiplexed bus timings Index-2
S
Serial Communication Interface (SCI) iii, 1-1, 1-2, 1-16 Asynchronous mode timing 2-31
Index
Synchronous mode timing 2-31 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM read access 2-13 support iv write access 2-13 Stop mode iv Stop state recovery from 2-10 Stop timing 2-7 supply voltage 2-2 Switch mode iii
T
target applications iv Test Access Port (TAP) iii timing diagram 2-39 Test Clock (TCLK) input timing diagram 2-38 thermal design considerations 4-1 Timer event input restrictions 2-35 Timers 1-1, 1-2, 1-17
W
Wait mode iv World Wide Web v
X
X-data RAM iii
Y
Y-data RAM iii
Index-3
Index
Index-4
Ordering Information
Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and place an order.
Core Frequency (MHz)
150
Part
Supply Voltage
1.8 V core 3.3 V I/O
Package Type
Pin Count
196
Order Number
DSP56311
Molded Array Process-Ball Grid Array (MAP-BGA)
DSP56311VF150
HOW TO REACH US: USA/EUROPE/LOCATIONS NOT LISTED: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334 TECHNICAL INFORMATION CENTER: 1-800-521-6274 HOME PAGE: http://www.motorola.com/semiconductors
Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. OnCE and digital dna are trademarks of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. (c) Motorola, Inc. 2001, 2002
DSP56311/D

▲Up To Search▲

Price & Availability of DSP56311D

	To Download DSP56311D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .